IP Library Granted Patent US 12,568,652
Granted Patent B2
US 12,568,652 · App. 17/936,604 · Granted Mar 3, 2026

Forming gate all around device with silicon-germanium channel

Inventors: Shogo Mochizuki (Mechanicville, NY); Andrew M. Greene (Slingerlands, NY); Gen Tsutsui (Glenmont, NY)
Assignee: International Business Machines Corporation
H10D30/6735H10D30/014H10D30/43H10D30/6757H10D62/121H10D62/151
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,568,652
App. No.
17/936,604
Granted
Mar 3, 2026
Kind
B2
Abstract

Embodiments herein include semiconductor structures that may include a semiconductor structure for improving the switching speed of a first transistor. The first transistor may include a first source/drain (S/D), a metal gate, a spacer between the first S/D and the metal gate, and a first nanosheet channel. The first nanosheet channel may include: a gate section with silicon-germanium (SiGe) surrounded by the metal gate; and a junction section comprising silicon surrounded by the spacer.

Claims (29)

1 . A semiconductor structure, comprising:

a first transistor, comprising:

a first source/drain (S/D);

a metal gate;

a spacer between the first S/D and the metal gate;

a first nanosheet channel, comprising:

a gate section comprising silicon-germanium (SiGe) surrounded by the metal gate, wherein the gate section of the first nanosheet channel of the first transistor is trimmed, and wherein the first nanosheet channel is supported by spacers at a junction section, and wherein the gate section is clad with silicon- germanium (SiGe), and wherein the germanium of the SiGe within the gate section is diffused; and

a junction section comprising silicon surrounded by the spacer.

2 . The semiconductor structure of claim 1 , further comprising an isolation layer formed between the first transistor and a substrate.

3 . The semiconductor structure of claim 1 , wherein the first S/D comprises a p+ material.

4 . The semiconductor structure of claim 3 , further comprising a second transistor comprising an n+ S/D.

5 . The semiconductor structure of claim 4 , wherein the second transistor comprises a second nanosheet channel comprising silicon within a gate section and a junction section.

6 . The semiconductor structure of claim 1 , wherein the SiGe comprises a selection from the group consisting of:

a uniform diffusion of germanium through the first nanosheet channel; and

a graded diffusion of germanium through the first nanosheet channel.

7 . The semiconductor structure of claim 1 , wherein the SiGe is at least partially between the metal gate and the junction section.

8 . The semiconductor structure of claim 1 , wherein the spacer and the first nanosheet channel are flush with each other.

9 . The semiconductor structure of claim 1 , wherein at least the first nanosheet is suspended between two or more spacers.

10 . A semiconductor structure, comprising:

a first nanosheet channel between a first source/drain (S/D) and a second S/D, comprising:

a first junction section comprising silicon and a first percentage of germanium; and

a gate section comprising silicon-germanium (SiGe) at a second percentage of germanium, wherein the gate section of the first nanosheet channel is trimmed, and wherein the first nanosheet channel is supported by spacers at a junction section, and wherein the gate section is clad with silicon-germanium (SiGe), and wherein the germanium of the SiGe within the gate section is diffused.

11 . The semiconductor structure of claim 10 , wherein the first percentage of germanium is zero.

12 . The semiconductor structure of claim 10 , wherein the first S/D and the second S/D are p+ regions.

13 . The semiconductor structure of claim 10 , further comprising a second junction section comprising the first percentage of germanium, wherein the first junction contacts the first S/D and the second junction contacts the second S/D.

14 . The semiconductor structure of claim 10 , wherein the SiGe comprises a selection from the group consisting of:

a uniform diffusion of germanium through the first nanosheet channel; and

a graded diffusion of germanium through the first nanosheet channel.

15 . The semiconductor structure of claim 14 , wherein the SiGe is at least partially between the metal gate and the junction section.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2022
From: MOCHIZUKI, SHOGO; GREENE, ANDREW M.; TSUTSUI, GEN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 061257/0125 →
Continuity (1)
Related Publication 20240113192A1 · Apr 4, 2024
References Cited (13)
US 8288825B2 · Chong · 2012 [cited by applicant]
US 8753942B2 · Kuhn · 2014 [cited by applicant]
US 10263100B1 · Bi · 2019 [cited by examiner]
US 10910482B2 · Cheng · 2021 [cited by applicant]
US 20150364555A1 · Cheng · 2015 [cited by examiner]
US 20200266060A1 · Cheng · 2020 [cited by examiner]
US 20220238678A1 · Lee · 2022 [cited by applicant]
US 20220302135A1 · Liaw · 2022 [cited by applicant]
TW 202236434A · 2022 [cited by applicant]
TW 202236668A · 2022 [cited by applicant]
Barraud et al., “VerticallyStacked-NanoWiresMOSFETs in a Replacement Metal Gate Process with Inner Spacer and SiGe Source/Drain”, Submitted on Jan. 8, 2019, 5 pages, <https://hal-cea.archives-ouvertes.fr/cea-01973383>. [cited by applicant]
Cheng et al., “4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process”, Published: Mar. 7, 2022, 10 pages, <https://www.mdpi.com/… [cited by applicant]
Lee et al., “N-Type Nanosheet FETs without Ground Plane Region for Process Simplification”, Published: Mar. 11, 2022, 10 pages, <https://www.mdpi.com/2072-666X/13/3/432>. [cited by applicant]