IP Library › Granted Patent US 12,572,703
Granted Patent B2
US 12,572,703 · App. 18/461,540 · Granted Mar 10, 2026

Dynamic power-supply attack detection circuit

Inventor: On Magen (Yaaf, IL)
Assignee: Nuvoton Technology Corp.
G06F21/755
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,572,703
App. No.
18/461,540
Granted
Mar 10, 2026
Kind
B2
Abstract

An attack-detection (A-DET) circuit in an integrated circuit includes a main detector and a spike detection circuit. The main detector is configured to, while activated, detect an abnormal level of a power supply input of the integrated circuit. The spike detection circuit is configured to detect a transition on the power supply input and to send an activation indication to the main detector responsively the detected transition.

Claims (21)

1 . An attack-detection (A-DET) circuit in an integrated circuit, the A-DET circuit comprising:

a main detector, configured to, while activated, detect an abnormal level of a power supply input of the integrated circuit; and

a spike detection circuit, configured to detect a transition on the power supply input and to send an activation indication to the main detector responsively the detected transition.

2 . The A-DET circuit according to claim 1 , wherein the main detector is configured to alternate, responsively to the activation indication, between a low-power mode of operation and a high-speed mode of operation, wherein the high-speed mode of operation has a faster level-detection speed but higher power consumption than the low-power mode of operation.

3 . The A-DET circuit according to claim 1 , wherein the main detector is configured to alternate, responsively to the activation indication, between an inactive mode of operation, and an active mode of operation.

4 . The A-DET circuit according to claim 1 , wherein the main detector is configured to alternate, responsively to the activation indication, between a limited-functionality mode of operation and a full-functionality mode of operation.

5 . The A-DET circuit according to claim 1 , wherein the activation indication comprises a boost supply current.

6 . The A-DET circuit according to claim 1 , wherein the A-DET circuit power supply comprises a regulated power source.

7 . The A-DET circuit according to claim 1 , further comprising a Low Drop-Out (LDO) regulated power source that is configured to supply a stable voltage to the main detector according to a reference voltage input.

8 . The A-DET circuit according to claim 7 , further comprising a band-gap reference (BG-REF) that is configured to produce the reference voltage.

9 . The A-DET circuit according to claim 1 , wherein the spike detection circuit is configured to detect transitions in the power supply input that are greater than a preset threshold.

10 . An attack-detection method in an integrated circuit, the method comprising:

using a main detector, while activated, detecting an abnormal level of a power supply input of the integrated circuit; and

using a spike detection circuit, detecting a transition on the power supply input, and sending an activation indication to the main detector responsively the detected transition.

11 . The method according to claim 10 , wherein sending the activation indication comprises alternating the main detector between a low-power mode of operation and a high-speed mode of operation, wherein the high-speed mode of operation has a faster level-detection speed but higher power consumption than the low-power mode of operation.

12 . The method according to claim 10 , wherein sending the activation indication comprises alternating the main detector between an inactive mode of operation, and an active mode of operation.

13 . The method according to claim 10 , wherein sending the activation indication comprises alternating the main detector between a limited-functionality mode of operation and a full-functionality mode of operation.

14 . The method according to claim 10 , wherein sending the activation indication comprises sending a boost supply current.

15 . The method according to claim 10 , further comprising supplying a stable voltage to the main detector according to a reference voltage input.

16 . The method according to claim 15 , further comprising producing the reference voltage using a band-gap reference (BG-REF).

17 . The method according to claim 10 , wherein detecting the transition comprises detecting transitions in the power supply input that are greater than a preset threshold.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 7, 2023
From: MAGEN, ON
To: NUVOTON TECHNOLOGY CORPORATION
Reel/Frame 064822/0593 →
Continuity (1)
Related Publication 20250077716A1 · Mar 6, 2025
References Cited (12)
US 9906212B2 · Sugiyama et al. · 2018 [cited by applicant]
US 11336273B1 · Finkelshtein · 2022 [cited by examiner]
US 11486912B2 · Heo et al. · 2022 [cited by applicant]
US 20040236961A1 · Walmsley · 2004 [cited by examiner]
US 20110145595A1 · Kim · 2011 [cited by examiner]
US 20160064921A1 · Chaung · 2016 [cited by examiner]
US 20190278945A1 · Sugahara · 2019 [cited by examiner]
US 20200098437A1 · Chen · 2020 [cited by examiner]
US 20220137104A1 · Heo · 2022 [cited by examiner]
Invia, “How a Voltage Glitch Attack Could Cripple your SoC or MCU”, Application Note, rev 1.0, pp. 1-3, Jun. 30, 2020. [cited by applicant]
Le Masle et al., “Detecting Power Attacks on Reconfigurable Hardware”, 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 1-6, year 2012. [cited by applicant]
Gomina et al., “Power Supply Glitch Attacks: Design and Evaluation of Detection Circuits”, IEEE International Symposium on Hardware-Oriented Security and Trust, pp. 1-6, year 2014. [cited by applicant]