IP Library › Granted Patent US 12,574,331
Granted Patent B2
US 12,574,331 · App. 18/539,416 · Granted Mar 10, 2026

Tunneling of peripheral-bus protocol traffic over coherent fabric

Inventors: Hillel Chapman (Ramat HaShofet, IL); Idan Burstein (Carmiel, IL); Natan Goldfarb (Kiryat Bialik, IL); Avishay Snir (Regba, IL); Tsahi Daniel (Tel Aviv, IL); Saugata Bhattacharyya (Union City, CA); Maxim Fudim (Rishon Lezion, IL)
Assignee: Mellanox Technologies, Ltd.
H04L47/39H04L12/4633H04L47/622
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,574,331
App. No.
18/539,416
Granted
Mar 10, 2026
Kind
B2
Abstract

A peripheral device includes two or more peripheral-bus modules, a coherent interconnect, and two or more tunnel adapters coupled between the peripheral-bus modules and the coherent interconnect. The peripheral-bus modules are to exchange peripheral-bus packets with one another in accordance with a peripheral-bus protocol. The coherent interconnect is to connect electronic components of the peripheral device in accordance with a coherent interconnect protocol. The tunnel adapters are to convey the peripheral-bus packets between the peripheral-bus modules over the coherent interconnect, by translating between the peripheral-bus packets and messages of the coherent interconnect protocol.

Claims (28)

1 . A peripheral device, comprising:

two or more peripheral-bus modules, to exchange peripheral-bus packets with one another in accordance with a peripheral-bus protocol;

a coherent interconnect, to connect electronic components of the peripheral device in accordance with a coherent interconnect protocol; and

two or more tunnel adapters, which are coupled between the peripheral-bus modules and the coherent interconnect, and which are to convey the peripheral-bus packets between the peripheral-bus modules over the coherent interconnect, by translating between the peripheral-bus packets and messages of the coherent interconnect protocol.

2 . The peripheral device according to claim 1 , wherein a given peripheral-bus module among the peripheral-bus modules is to communicate with a host over a peripheral bus in accordance with the peripheral-bus protocol.

3 . The peripheral device according to claim 1 , wherein the messages of the coherent interconnect protocol are smaller in data size than the peripheral-bus packets, and wherein a given tunnel adapter among the tunnel adapters is to translate a peripheral-bus packet into a plurality of the messages.

4 . The peripheral device according to claim 1 , wherein the messages of the coherent interconnect protocol are smaller in data size than the peripheral-bus packets, and wherein a given tunnel adapter among the tunnel adapters is to identify a plurality of the messages corresponding to a peripheral-bus packet, and to reconstruct the peripheral-bus packet from the identified plurality of messages.

5 . The peripheral device according to claim 1 , wherein the coherent interconnect protocol does not guarantee unconditional in-order delivery of the messages, and wherein, in translating the peripheral-bus packets into the messages, a given tunnel adapter among the tunnel adapters is to select two or more of the messages, and to cause the coherent interconnect to deliver the selected messages in-order.

6 . The peripheral device according to claim 5 , wherein the given tunnel adapter is to cause the coherent interconnect to deliver the selected messages in-order by assigning to the selected messages a same hash value, thereby causing the coherent interconnect to route the selected messages over a same route.

7 . The peripheral device according to claim 1 , wherein a given tunnel adapter among the tunnel adapters is to:

receive messages corresponding to peripheral-bus packets originating from multiple different peripheral-bus modules;

maintain a respective context for each of the multiple different peripheral-bus modules; and

reconstruct the peripheral-bus packets originating from each of the multiple different peripheral-bus modules using the respective context.

8 . The peripheral device according to claim 1 , wherein at least two of the tunnel adapters are to control a flow of the messages therebetween by applying credit-based flow control.

9 . A method, comprising:

exchanging peripheral-bus packets between two or more peripheral-bus modules in a peripheral device, in accordance with a peripheral-bus protocol;

communicating among electronic components of the peripheral device using a coherent interconnect, in accordance with a coherent interconnect protocol; and

conveying the peripheral-bus packets between the peripheral-bus modules over the coherent interconnect, by translating between the peripheral-bus packets and messages of the coherent interconnect protocol.

10 . The method according to claim 9 , further comprising, using a given peripheral-bus module among the peripheral-bus modules, communicating with a host over a peripheral bus in accordance with the peripheral-bus protocol.

11 . The method according to claim 9 , wherein the messages of the coherent interconnect protocol are smaller in data size than the peripheral-bus packets, and wherein translating between the peripheral-bus packets and the messages of the coherent interconnect protocol comprises translating a peripheral-bus packet into a plurality of the messages.

12 . The method according to claim 9 , wherein the messages of the coherent interconnect protocol are smaller in data size than the peripheral-bus packets, and wherein translating between the peripheral-bus packets and the messages of the coherent interconnect protocol comprises identifying a plurality of the messages corresponding to a peripheral-bus packet, and reconstructing the peripheral-bus packet from the identified plurality of messages.

13 . The method according to claim 9 , wherein the coherent interconnect protocol does not guarantee unconditional in-order delivery of the messages, and wherein translating the peripheral-bus packets into the messages comprises selecting two or more of the messages, and causing the coherent interconnect to deliver the selected messages in-order.

14 . The method according to claim 13 , wherein causing the coherent interconnect to deliver the selected messages in-order comprises assigning to the selected messages a same hash value, thereby causing the coherent interconnect to route the selected messages over a same route.

15 . The method according to claim 9 , wherein translating the messages into the peripheral-bus packets comprises:

receiving messages corresponding to peripheral-bus packets originating from multiple different peripheral-bus modules;

maintaining a respective context for each of the multiple different peripheral-bus modules; and

reconstructing the peripheral-bus packets originating from each of the multiple different peripheral-bus modules using the respective context.

16 . The method according to claim 9 , and comprising controlling a flow of the messages by applying credit-based flow control.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2023
From: GOLDFARB, NATAN
To: MELLANOX TECHNOLOGIES, LTD.
Reel/Frame 066073/0631 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2023
From: CHAPMAN, HILLEL; BURSTEIN, IDAN; SNIR, AVISHAY; DANIEL, TSAHI; BHATTACHARYYA, SAUGATA; FUDIM, MAXIM
To: MELLANOX TECHNOLOGIES, LTD.
Reel/Frame 065867/0405 →
Continuity (1)
Related Publication 20250202832A1 · Jun 19, 2025
References Cited (19)
US 10979258B1 · Chen · 2021 [cited by examiner]
US 11398980B2 · Bharadwaj · 2022 [cited by examiner]
US 12164428B2 · Frank · 2024 [cited by examiner]
US 20120023304A1 · Chan · 2012 [cited by examiner]
US 20190102292A1 · Agarwal · 2019 [cited by examiner]
US 20220283972A1 · Tummala · 2022 [cited by examiner]
US 20230163997A1 · Sauer · 2023 [cited by examiner]
US 20240273049A1 · Pan · 2024 [cited by examiner]
US 20250028885A1 · Mishra et al. · 2025 [cited by applicant]
CN 101159677A · 2008 [cited by examiner]
Translation of CN-101159677-A (Year: 2008). [cited by examiner]
Arm Limited and Contributors, “GitHub—ARM-software/arm-trusted-firmware: Read-only mirror of Trusted Firmware-A,” pp. 1-3, years 2013-2019, as downloaded from https://github.com/ARM-software/arm-trusted-firmware. [cited by applicant]
NVM Express, “What is NVMe Technology?”, pp. 1-3, Nov. 23, 2023, as downloaded from https://web.archive.org/web/20231123223120/https://nvmexpress.org/. [cited by applicant]
IPC/JEDEC J-STD-020F, “Moisture/Reflow Sensitivity Classification for Non-hermetic Surface Mount Devices (SMDs),” pp. 1-28, Dec. 2022. [cited by applicant]
ANSI/ESD S20.20-2021, “ESD Association Standard for the Development of an Electrostatic Discharge Control Program for Protection of Electrical and Electronic Parts, Assemblies and Equipement,(Excluding Electrically Init… [cited by applicant]
Arm Limited or Its Affiliates, “AMBA® 5 CHI—Architecture Specification,” pp. 1-528, years 2017-2022. [cited by applicant]
“TileLink—SiFive TileLink Specification—Version 1.8.1,” pp. 1-93, Jan. 27, 2020. [cited by applicant]
US Non-Final Office Action, U.S. Appl. No. 18/773,681, dated Jan. 8, 2026. [cited by applicant]
Notice of References Cited, U.S. Appl. No. 18/773,681, dated Jan. 8, 2026. [cited by applicant]