IP Library Granted Patent US 12,586,532
Granted Patent B2
US 12,586,532 · App. 18/238,782 · Granted Mar 24, 2026

Display apparatus

Inventors: Sunyoung Choi (Seoul, KR); Dongchae Shin (Goyang-si, KR); Mijin Jeong (Goyang-si, KR)
Assignee: LG Display Co., Ltd.
G09G3/3266G09G3/3275H10K59/1213H10K59/131H10K59/8792G09G2320/0233G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,586,532
App. No.
18/238,782
Granted
Mar 24, 2026
Kind
B2
Abstract

A display apparatus includes a substrate including a display area and a non-display area; a gate line and a data line disposed on the substrate, wherein the gate line and the data line intersect each other; a plurality of light-emitting elements disposed on the gate line and the data line, wherein each of the plurality of light-emitting elements includes a first electrode, a light-emissive layer, and a second electrode; a first thin-film transistor and a second thin-film transistor disposed under each of the plurality of light-emitting elements; and a light-blocking layer disposed on the first thin-film transistor or the second thin-film transistor, wherein the light-blocking layer and the first electrode are disposed at the same vertical level, wherein the light-blocking layer overlaps at least one of the first thin-film transistor or the second thin-film transistor.

Claims (19)

1 . A display apparatus comprising:

a substrate including a display area and a non-display area;

a gate line and a data line disposed on the substrate, wherein the gate line and the data line intersect each other;

a plurality of light-emitting elements disposed on the gate line and the data line, wherein each of the plurality of light-emitting elements includes a first electrode, a light-emissive layer, and a second electrode;

a driving transistor and a plurality of switching transistors disposed under each of the plurality of light-emitting elements; and

a light-blocking layer disposed on the driving transistor and the plurality of switching transistors,

wherein the light-blocking layer and the first electrode are disposed at a same vertical level,

wherein the light-blocking layer overlaps the driving transistor and one of the plurality of switching transistors, and does not overlap the others of the plurality of switching transistors except for the one of the plurality of switching transistors, and

wherein the driving transistor includes a first semiconductor layer composed of an oxide semiconductor layer, and the one of the plurality of switching transistors includes a second semiconductor layer composed of an oxide semiconductor layer.

2 . The display apparatus of claim 1 , wherein the light-blocking layer is spaced from the first electrode.

3 . The display apparatus of claim 1 , wherein the light-blocking layer and the first electrode include a same material.

4 . The display apparatus of claim 1 , wherein the one of the plurality of switching transistors is connected to a gate electrode and a drain electrode of the driving transistor.

5 . The display apparatus of claim 1 , wherein at least one of the others of the plurality of switching transistors are placed under and overlaps the first electrode.

6 . The display apparatus of claim 1 , wherein the driving transistor further include a first lower light-blocking layer disposed under the first semiconductor layer, and the one of the plurality of switching transistors further include a second lower light-blocking layer disposed under the second semiconductor layer.

7 . The display apparatus of claim 1 , further comprising:

a gate driver disposed in the non-display area and supplying a gate signal to the gate line; and

a thin-film transistor included in the gate driver and having a fourth semiconductor layer,

wherein the fourth semiconductor layer is made of a polycrystalline semiconductor layer.

8 . The display apparatus of claim 7 , wherein the light-blocking layer does not overlap the thin-film transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2023
From: CHOI, SUNYOUNG; SHIN, DONGCHAE; JEONG, MIJIN
To: LG DISPLAY CO., LTD.
Reel/Frame 064727/0321 →
Priority Claims (1)
KR 10-2022-0109903 · Aug 31, 2022 · national
Continuity (1)
Related Publication 20240071315A1 · Feb 29, 2024
References Cited (19)
US 9466648B2 · Kim · 2016 [cited by applicant]
US RE48793E · Kim · 2021 [cited by applicant]
US 20140022479A1 · Hosaka · 2014 [cited by examiner]
US 20170184915A1 · Yang · 2017 [cited by examiner]
US 20200227508A1 · Kim · 2020 [cited by examiner]
US 20200303421A1 · Cho et al. · 2020 [cited by applicant]
US 20200381506A1 · Kang · 2020 [cited by examiner]
US 20210408061A1 · Shin · 2021 [cited by examiner]
US 20220238562A1 · Cho et al. · 2022 [cited by applicant]
US 20220320212A1 · Gui · 2022 [cited by examiner]
US 20220367772A1 · Oh · 2022 [cited by examiner]
US 20230200113A1 · Jeong · 2023 [cited by examiner]
CN 114927548A · 2022 [cited by examiner]
KR 102118920B1 · 2020 [cited by applicant]
KR 1020200113132A · 2020 [cited by applicant]
KR 1020200139301A · 2020 [cited by applicant]
KR 1020220001984A · 2022 [cited by applicant]
WO WO2021233002A1 · 2021 [cited by examiner]
Office Action issued on Jan. 19, 2026 in Korean Patent Application No. 10-2022-0109903 with English translation. [cited by applicant]