IP Library › Granted Patent US 12,592,181
Granted Patent B2
US 12,592,181 · App. 18/810,152 · Granted Mar 31, 2026

Pixel circuit and micro LED display device including the same

Inventors: Jinyeong Kim (Goyang-si, KR); Wonjun Choi (Paju-si, KR); Hyunwoo Kim (Bucheon-si, KR)
Assignee: LG Display Co., Ltd.
G09G3/32G09G2300/0819G09G2300/0852G09G2300/0861G09G2310/08G09G2320/0233G09G2320/0247
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,592,181
App. No.
18/810,152
Granted
Mar 31, 2026
Kind
B2
Abstract

The present disclosure provides a pixel circuit that may output uniform driving current regardless of the process distribution of the micro-LED element and a micro-LED display device including the same. The pixel circuit includes a micro-LED; a driving transistor that controls the driving current of the micro-LED; a storage capacitor that samples a data voltage that determines the magnitude of the driving current; and an internal compensation circuit that directly resets a first node and a second node respectively corresponding to both opposing electrodes of the storage capacitor before the storage capacitor samples the data voltage.

Claims (64)

1 . A pixel circuit, comprising:

a micro-LED;

a driving transistor configured to control a driving current of the micro-LED;

a storage capacitor configured to sample a data voltage, wherein a magnitude of the driving current is based on the data voltage; and

an internal compensation circuit configured to directly reset a first node and a second node respectively corresponding to two opposing electrodes of the storage capacitor before the storage capacitor samples the data voltage,

wherein the internal compensation circuit includes:

a first reset transistor configured to reset the first node between a gate electrode of the driving transistor and one of the two opposing electrodes of the storage capacitor; and

a second reset transistor configured to reset the second node between a first transistor configured to transmit the data voltage and another one of the two opposing electrodes of the storage capacitor,

wherein the first reset transistor is configured to reset the first node to a reference voltage, and the second reset transistor is configured to reset the second node to the data voltage.

2 . The pixel circuit of claim 1 , comprising a plurality of micro-LEDs including the micro-LED, wherein cathode electrodes of the micro-LEDs are commonly connected to a low-potential voltage.

3 . The pixel circuit of claim 1 , wherein the internal compensation circuit includes:

a first reset transistor configured to reset the first node between a gate electrode of the driving transistor and one of the both opposing electrodes of the storage capacitor; and

a second reset transistor configured to reset the second node between a first transistor configured to transmit the data voltage and the other of the both opposing electrodes of the storage capacitor.

4 . The pixel circuit of claim 3 , wherein the first transistor is configured to transmit the data voltage to the storage capacitor in response to a first scan signal.

5 . The pixel circuit of claim 4 , wherein the first reset transistor and the second reset transistor are configured to reset the first node and the second node, respectively, in response to a same second scan signal.

6 . The pixel circuit of claim 5 , wherein an enable period of the first scan signal and an enable period of the second scan signal do not overlap each other.

7 . The pixel circuit of claim 1 , further comprising:

a first transistor configured to transmit the data voltage to the storage capacitor in response to a first scan signal; and

a second transistor configured to connect a gate electrode and a drain electrode of the driving transistor to each other in response to the first scan signal.

8 . The pixel circuit of claim 1 , further comprising:

a third transistor configured to transmit a reference voltage to the second node in response to a light-emission signal; and

a fourth transistor configured to be turned on in response to the light-emission signal so as to activate a current path of the driving current to the driving transistor.

9 . The pixel circuit of claim 8 , further comprising a stabilization capacitor connected to and disposed between a source electrode and a gate electrode of the driving transistor and configured to stabilize an output of the driving transistor.

10 . A micro-LED display device, comprising:

at least one sub-pixel, wherein each of the at least one sub-pixel includes:

a micro-LED;

a driving transistor configured to control a driving current of the micro-LED;

a storage capacitor configured to sample a data voltage, wherein a magnitude of the driving current is based on the data voltage;

a first transistor configured to transmit the data voltage to the storage capacitor in response to a first scan signal;

a second transistor configured to connect a gate electrode and a drain electrode of the driving transistor in response to the first scan signal;

a first reset transistor configured to reset a first node between the gate electrode of the driving transistor and one of two opposing electrodes of the storage capacitor in response to a second scan signal; and

a second reset transistor configured to reset a second node between the first transistor and another one of the two opposing electrodes of the storage capacitor in response to the second scan signal,

wherein the first reset transistor is configured to reset the first node to the reference voltage, and the second reset transistor is configured to reset the second node to the data voltage.

11 . The display device of claim 10 , comprising a plurality of micro-LEDs including the micro-LED, wherein cathode electrodes of the micro-LEDs are commonly connected to a low-potential voltage.

12 . The display device of claim 10 , wherein an enable period of the first scan signal and an enable period of the second scan signal do not overlap each other.

13 . The display device of claim 10 , wherein each of the at least one sub-pixel further comprises:

a third transistor configured to transmit a reference voltage to the second node in response to a light-emission signal; and

a fourth transistor configured to be turned on in response to the light-emission signal so as to activate a current path of the driving current to the driving transistor.

14 . The display device of claim 13 , wherein each of the at least one sub-pixel further comprises a stabilization capacitor connected to and disposed between a source electrode and the gate electrode of the driving transistor and configured to stabilize an output of the driving transistor.

15 . A micro-LED display device, comprising:

a micro-LED configured to emit light based on a driving current;

a driving transistor configured to receive a power voltage and to control the driving current;

a storage capacitor having a first electrode corresponding to a first node and connected to a gate electrode of the driving transistor, and a second electrode corresponding to a second node and connected to a first transistor configured to transmit a data voltage, wherein the storage capacitor is configured to sample the data voltage;

the first transistor configured to transmit the data voltage to the storage capacitor in response to a first scan signal;

a second transistor configured to connect the gate electrode and a drain electrode of the driving transistor to each other in response to the first scan signal;

a third transistor configured to transmit a reference voltage to the second node in response to a light-emission signal;

a fourth transistor connected to and disposed between the driving transistor and the micro-LED, and configured to be turned on in response to the light-emission signal so as to activate a current path of the driving current to the driving transistor;

a fifth transistor configured to transmit the reference voltage to the first node in response to a second scan signal;

a sixth transistor configured to transmit the data voltage to the second node in response to the second scan signal; and

a stabilization capacitor connected to and disposed between a source electrode and the gate electrode of the driving transistor.

16 . The display device of claim 15 , wherein the fifth transistor and the sixth transistor are configured to directly reset the first node to the reference voltage and directly reset the second node to the data voltage, respectively, in response to the same second scan signal.

17 . The display device of claim 15 , wherein cathode electrodes of the micro-LEDs are commonly connected to a ground voltage,

wherein an enable period of the first scan signal and an enable period of the second scan signal non-overlap each other.

18 . A pixel circuit, comprising:

a micro-LED;

a driving transistor configured to control a driving current of the micro-LED;

a storage capacitor configured to sample a data voltage, wherein a magnitude of the driving current is based on the data voltage;

a first transistor configured to transmit the data voltage to the storage capacitor in response to a first scan signal; and

an internal compensation circuit configured to simultaneously reset both opposing electrodes of the storage capacitor in response to a second scan signal,

wherein an enable period of the first scan signal and an enable period of the second scan signal do not overlap each other, and

wherein the internal compensation circuit includes:

a first reset transistor configured to reset the first node between a gate electrode of the driving transistor and one of the two opposing electrodes of the storage capacitor; and

a second reset transistor configured to reset the second node between a first transistor configured to transmit the data voltage and another one of the two opposing electrodes of the storage capacitor,

wherein the first reset transistor is configured to reset the first node to a reference voltage, and the second reset transistor is configured to reset the second node to the data voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2024
From: KIM, JINYEONG; CHOI, WONJUN; KIM, HYUNWOO
To: LG DISPLAY CO., LTD.
Reel/Frame 068431/0937 →
Continuity (1)
Related Publication 20250201174A1 · Jun 19, 2025
References Cited (18)
US 8957837B2 · Han · 2015 [cited by examiner]
US 10004124B1 · Ko · 2018 [cited by examiner]
US 10276638B2 · Park et al. · 2019 [cited by applicant]
US 10446079B2 · Ka et al. · 2019 [cited by applicant]
US 11107400B2 · Ka et al. · 2021 [cited by applicant]
US 11527196B2 · Tseng · 2022 [cited by examiner]
US 11996041B2 · Ka et al. · 2024 [cited by applicant]
US 20170025062A1 · Wang · 2017 [cited by examiner]
US 20190096336A1 · Lee · 2019 [cited by examiner]
US 20190130832A1 · Chang · 2019 [cited by examiner]
US 20200152119A1 · Xuan · 2020 [cited by examiner]
US 20210201786A1 · Ma · 2021 [cited by examiner]
US 20210241695A1 · Xuan · 2021 [cited by examiner]
US 20220223107A1 · Chen et al. · 2022 [cited by applicant]
US 20240312412A1 · Ka et al. · 2024 [cited by applicant]
KR 20180078109A · 2018 [cited by applicant]
TW 201833896A · 2018 [cited by applicant]
TW 202338777A · 2023 [cited by applicant]