IP Library › Granted Patent US 12,592,184
Granted Patent B2
US 12,592,184 · App. 18/965,696 · Granted Mar 31, 2026

Display device

Inventors: Oh-Kyong Kwon (Seoul, KR); Minjae Jeong (Hwaseong-si, KR); Kyunghoon Chung (Yongin-si, KR)
Assignees: SAMSUNG DISPLAY CO., LTD.; IUCF-HYU (INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY)
G09G3/32G09G2310/0267G09G2310/08G09G2330/021G09G2340/0435
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,592,184
App. No.
18/965,696
Granted
Mar 31, 2026
Kind
B2
Abstract

A display device is provided including a display panel. A pixel of the display panel includes a light emitting element, first through sixth transistors, and a capacitor. The first transistor is connected between a power line and the light emitting element and operates depending on a potential of a first node. The second transistor is connected between a data line and a second node. The capacitor is connected between the first node and the second node. The third transistor is connected between the first transistor and the first node. The fourth transistor is connected between the first node and a reference voltage line. The fifth transistor is connected between the second node and the reference voltage line. The sixth transistor is connected between the power line and the second node.

Claims (52)

1 . A display device comprising:

a display panel including a pixel, wherein the pixel includes:

a light emitting element;

a first transistor connected between a power line and the light emitting element and configured to operate depending on a potential of a first node;

a second transistor connected between a data line and a second node and configured to receive a first scan signal;

a capacitor connected between the first node and the second node;

a third transistor connected between the first transistor and the first node and configured to receive a second scan signal;

a fourth transistor connected between the first node and a reference voltage line and configured to receive a third scan signal;

a fifth transistor connected between the second node and the reference voltage line and configured to receive a first emission control signal; and

a sixth transistor connected between the power line and the second node and configured to receive a fourth scan signal that is distinct and separate from the third scan signal, and

wherein a frequency of the fourth scan signal is higher than a frequency of the third scan signal.

2 . The display device of claim 1 , wherein frequencies of the fourth scan signal and the first emission control signal are higher than frequencies of the first to second scan signals.

3 . The display device of claim 2 , wherein the display panel displays an image during a plurality of frame periods, and each frame period includes a writing period and a holding period, wherein the first to fourth scan signals and the first emission control signal are activated in the writing period, wherein the fourth scan signal and the first emission control signal are activated in the holding period, and wherein the first to third scan signals are deactivated in the holding period.

4 . The display device of claim 3 , wherein an activation section of the fourth scan signal includes a first sub-activation section and a second sub-activation section, wherein the first sub-activation section is generated before the second sub-activation section, and wherein, in the writing period, the first sub-activation section of the fourth scan signal overlaps an activation section of the third scan signal.

5 . The display device of claim 4 , wherein the fourth scan signal further includes a deactivation section disposed between the first and second sub-activation sections, and wherein, in the writing period, the deactivation section of the fourth scan signal overlaps activation sections of the first and second scan signals.

6 . The display device of claim 5 , wherein the first and second scan signals are activated at a same time.

7 . The display device of claim 3 , wherein a deactivation section of the first emission control signal overlaps activation sections of the first to fourth scan signals.

8 . The display device of claim 1 ,

wherein the pixel further includes a seventh transistor connected between the light emitting element and the first transistor, and configured to receive a second emission control signal.

9 . The display device of claim 8 , wherein the first and second emission control signals are deactivated at a same time.

10 . The display device of claim 8 , wherein the pixel further includes an eighth transistor connected between the light emitting element and the reference voltage line and configured to receive a fifth scan signal.

11 . The display device of claim 10 , wherein the fifth scan signal is activated simultaneously with the fourth scan signal.

12 . The display device of claim 1 , wherein the pixel further includes a seventh transistor connected between the second node and the first transistor, and configured to receive a second emission control signal.

13 . The display device of claim 12 , wherein the fifth transistor includes:

a first electrode connected to the second node;

a second electrode connected to the light emitting element; and

a third electrode receiving the first emission control signal, and wherein the first and second emission control signals are deactivated at a same time.

14 . The display device of claim 13 , wherein the pixel further includes an eighth transistor connected between the light emitting element and the reference voltage line and configured to receive a fifth scan signal.

15 . The display device of claim 14 , wherein the fifth scan signal is activated simultaneously with the fourth scan signal.

16 . The display device of claim 1 , further comprising:

a first scan driver operating at a first frequency and outputting the first to third scan signals; and

a second scan driver operating at a second frequency higher than the first frequency and outputting the fourth scan signal.

17 . The display device of claim 16 , further comprising an emission control driver operating at a third frequency higher than the first frequency and outputting the first emission control signal.

18 . The display device of claim 17 , wherein the second frequency has a same magnitude as the third frequency.

19 . The display device of claim 17 ,

wherein the display panel displays an image during a plurality of frame periods, and each frame period includes a writing period and a holding period,

wherein the first scan driver is activated in the writing period and is deactivated in the holding period, and

wherein the second scan driver and the emission control driver are activated during the writing period and the holding period.

20 . An electronic device comprising:

a display panel including a pixel;

a panel driver configured to drive the display panel; and

a processor configured to control the panel driver,

wherein the pixel includes:

a light emitting element;

a first transistor connected between a power line and the light emitting element and configured to operate depending on a potential of a first node;

a second transistor connected between a data line and a second node and configured to receive a first scan signal;

a capacitor connected between the first node and the second node;

a third transistor connected between the first transistor and the first node and configured to receive a second scan signal;

a fourth transistor connected between the first node and a reference voltage line and configured to receive a third scan signal;

a fifth transistor connected between the second node and the reference voltage line and configured to receive a first emission control signal; and

a sixth transistor connected between the power line and the second node and configured to receive a fourth scan signal,

wherein a frequency of the fourth scan signal is higher than a frequency of the third scan signal.

Priority Claims (1)
KR 10-2021-0087185 · Jul 2, 2021 · national
Continuity (2)
Division 17734320 · May 2, 2022
Related Publication 20250095561A1 · Mar 20, 2025
References Cited (26)
US 7414599B2 · Chung et al. · 2008 [cited by applicant]
US 9460662B2 · Lee et al. · 2016 [cited by applicant]
US 9489875B2 · Hwang et al. · 2016 [cited by applicant]
US 10004124B1 · Ko et al. · 2018 [cited by applicant]
US 10861393B2 · Kim et al. · 2020 [cited by applicant]
US 11217177B2 · Kim et al. · 2022 [cited by applicant]
US 11270650B2 · Seo et al. · 2022 [cited by applicant]
US 11557254B2 · Kim et al. · 2023 [cited by applicant]
US 20080106542A1 · Park · 2008 [cited by examiner]
US 20160232836A1 · Yang · 2016 [cited by examiner]
US 20210049965A1 · Jeon et al. · 2021 [cited by applicant]
US 20230005418A1 · Kwon et al. · 2023 [cited by applicant]
EP 3367372 · 2018 [cited by applicant]
KR 100560780 · 2006 [cited by applicant]
KR 1020140050361A · 2014 [cited by applicant]
KR 1020200067584 · 2020 [cited by applicant]
KR 1020200142160A · 2020 [cited by applicant]
KR 102185361 · 2020 [cited by applicant]
KR 1020210019635 · 2021 [cited by applicant]
KR 1020210057277A · 2021 [cited by applicant]
KR 1020210077087A · 2021 [cited by applicant]
S.M. Choi et al., “A Self-compensated Voltage Programming Pixel Structure for Active-Matrix Organic Light Emitting Diodes”, IDW '03. [cited by applicant]
Chih-Lung Lin, et al., “Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate Amoled Displays”, Journal of the Electron Devices Society, vol. 8, 2020. [cited by applicant]
Nack-Hyeon Keum, et al., “An AMOLED Pixel Circuit With a Compensating Scheme for Variations in Subthreshold Slope and Threshold Voltage of Driving TFTs”, IEEE Journal of Solid-State Circuits, vol. 55, No. 11, Nov. 2020. [cited by applicant]
Partial European Search Report dated Oct. 17, 2022 in corresponding European Application No. 22182448.5. [cited by applicant]
Office Action dated Apr. 25, 2024 in corresponding U.S. Appl. No. 17/734,320. [cited by applicant]