IP Library › Granted Patent US 12,592,636
Granted Patent B2
US 12,592,636 · App. 18/312,861 · Granted Mar 31, 2026

Power supply semiconductor device, including a delay circuit to protect power transistor

Inventor: Isao Takobe (Kyoto, JP)
Assignee: ROHM CO., LTD.
H02M3/07H02M1/32H02M1/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,592,636
App. No.
18/312,861
Granted
Mar 31, 2026
Kind
B2
Abstract

Disclosed herein is a power supply semiconductor device used in a switched capacitor converter including a plurality of power transistors and a plurality of capacitors, the switched capacitor converter configured to turn on and off the plurality of power transistors according to a predetermined pattern to generate an output voltage from an input voltage. The power supply semiconductor device includes a control block configured to generate a control signal for designating ON or OFF of each of the power transistors, and a drive block connected to a gate of each of the power transistors and configured to drive the gate of each of the power transistors according to the control signal to turn on or off each of the power transistors.

Claims (32)

1 . A power supply semiconductor device used in a switched capacitor converter including a plurality of power transistors and a plurality of capacitors, the switched capacitor converter configured to turn on and off the plurality of power transistors according to a predetermined pattern to generate an output voltage from an input voltage, the power supply semiconductor device comprising:

a control block configured to generate a control signal for designating ON or OFF of each of the plurality of power transistors; and

a drive block connected to a gate of each of the plurality of power transistors and configured to drive the gate of each of the plurality of power transistors according to the control signal to turn on or off each of the plurality of power transistors, wherein

the drive block includes a target drive circuit corresponding to a target power transistor that is any one of the plurality of power transistors, the target drive circuit is connected to the gate of the target power transistor and configured to supply a gate signal to the target power transistor according to a target control signal that is the control signal for the target power transistor,

the target drive circuit includes a detection circuit configured to output a detection signal corresponding to a drain-source voltage of the target power transistor after a gate-source voltage saturates the target power transistor, and

the target drive circuit generates the gate signal for the target power transistor according to the target control signal and the detection signal.

2 . The power supply semiconductor device according to claim 1 , wherein

the control signal is in a first level or a second level,

the target drive circuit is able to execute a basic turn-on operation of supplying a saturation voltage to the gate of the target power transistor to turn on the target power transistor in response to a change in the target control signal from the first level to the second level and is able to execute a basic turn-off operation of reducing the gate-source voltage below the saturation voltage to turn off the target power transistor in response to a change in the target control signal from the second level to the first level after the basic turn-on operation,

the detection circuit in the target drive circuit sets the drain-source voltage of the target power transistor as a voltage to be monitored after the basic turn-on operation and outputs the detection signal in an asserted state when the voltage to be monitored exceeds a predetermined determination voltage, and

the target drive circuit executes a protection operation of turning off the target power transistor regardless of the target control signal when the detection signal in the asserted state is output from the detection circuit after the basic turn-on operation.

3 . The power supply semiconductor device according to claim 2 , wherein

the target drive circuit maintains the target power transistor in an off-state until the first level changes to the second level in the target control signal after the target drive circuit turns off the target power transistor in the protection operation following the basic turn-on operation.

4 . The power supply semiconductor device according to claim 2 , wherein

the target drive circuit maintains the target power transistor in an off-state until the first level changes to the second level in the target control signal after the target drive circuit turns off the target power transistor in the protection operation following the basic turn-on operation, and the target drive circuit executes the basic turn-on operation again when the first level subsequentially changes to the second level in the target control signal.

5 . The power supply semiconductor device according to claim 2 , wherein

the detection circuit includes

a comparator configured to compare the voltage to be monitored with the predetermined determination voltage to output, as the detection signal, a signal indicating a comparison result, and

a delay supply circuit configured to supply, as the voltage to be monitored, the drain-source voltage of the target power transistor to the comparator after a predetermined time after the gate-source voltage of the target power transistor exceeds a gate threshold voltage.

6 . The power supply semiconductor device according to claim 5 , wherein

the comparator determines in which one of a linear region and a saturation region the target power transistor operates when the target power transistor is ON, and the comparator outputs the detection signal in the asserted state when the comparator determines that the target power transistor operates in the saturation region.

7 . The power supply semiconductor device according to claim 1 , wherein

a drive circuit is provided for each of the plurality of power transistors on the drive block to thereby provide, on the drive block, a plurality of drive circuits corresponding to the plurality of power transistors,

the plurality of drive circuits have configurations common to each other, and

each of the plurality of drive circuits functions as the target drive circuit for corresponding power transistor of the plurality of power transistors.

8 . The power supply semiconductor device according to claim 1 , further comprising:

an input terminal configured to receive the input voltage; and

an output terminal configured to receive the output voltage, wherein

a switching circuit including the plurality of power transistors and the plurality of capacitors is connected to the input terminal and the output terminal, and the plurality of power transistors and the plurality of capacitors are connected to each other such that the output voltage is generated from the input voltage by turning on and off the plurality of power transistors according to the predetermined pattern.

9 . A switched capacitor converter comprising:

the power supply semiconductor device according to claim 1 including the plurality of power transistors; and

the plurality of capacitors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2023
From: TAKOBE, ISAO
To: ROHM CO., LTD.
Reel/Frame 064327/0166 →
Priority Claims (1)
JP 2022-077199 · May 9, 2022 · national
Continuity (1)
Related Publication 20230361673A1 · Nov 9, 2023
References Cited (9)
US 11996766B2 · Fukushima · 2024 [cited by examiner]
US 20180062643A1 · Trescases · 2018 [cited by examiner]
US 20200313550A1 · Chen · 2020 [cited by examiner]
US 20220131462A1 · Deng · 2022 [cited by examiner]
JP 2012054804A · 2012 [cited by applicant]
JP 2012157118A · 2012 [cited by applicant]
JP 2015115963A · 2015 [cited by applicant]
WO WO2021054027 · 2021 [cited by applicant]
Office Action for corresponding Japanese application JP2022-077199 mailed Feb. 3, 2026. [cited by applicant]