IP Library › Granted Patent US 12,593,708
Granted Patent B2
US 12,593,708 · App. 18/191,248 · Granted Mar 31, 2026

Semiconductor package including stacked semiconductor devices and method of manufacturing the semiconductor package

Inventor: Hyunsu Kim (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L23/49822H01L21/565H01L23/3128H01L23/5386H01L23/5389H01L23/544H01L24/16H01L24/48H01L24/73H01L25/0657H01L25/105H01L2223/54433H01L2224/16225H01L2224/48227H01L2224/73204H01L2224/73265H01L2225/06513H01L2225/1058
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,593,708
App. No.
18/191,248
Granted
Mar 31, 2026
Kind
B2
Abstract

A semiconductor package includes a first package substrate. A first semiconductor device is mounted on an upper surface of the first package substrate. A first molding is disposed on the first package substrate and covers the first semiconductor device. A second package substrate is disposed on the first molding. At least one second semiconductor device is mounted on an upper surface of the second package substrate. A second molding covers the second semiconductor device. The second molding has a marking pattern in the first region. The second molding has an uneven structure having a plurality of trenches that define a plurality of column structures protruding from a second region on the second semiconductor device.

Claims (38)

1 . A method of manufacturing a semiconductor package, comprising:

sequentially disposing a first semiconductor device and an interposer on a first package substrate;

disposing a second package substrate on the interposer via conductive bumps;

disposing a second semiconductor device on the second package substrate and forming a molding covering the second semiconductor device;

forming a marking pattern by a first laser beam on a first region of an upper surface of the molding; and

forming an uneven structure by a second laser beam on a second region of the upper surface of the molding.

2 . The method of claim 1 , wherein the first laser beam has a first intensity, and

the second laser beam has a second intensity that is different from the first intensity.

3 . The method of claim 1 , wherein forming the marking pattern includes applying the first laser beam for a first irradiation time, and

forming the uneven structure includes applying the second laser beam for a second irradiation time.

4 . The method of claim 1 , wherein the molding includes an epoxy molding compound (EMC).

5 . The method of claim 1 , wherein forming the uneven structure further includes forming a plurality of rod structures extending parallel to each other in an extending direction of the molding.

6 . The method of claim 1 , wherein forming the uneven structure includes processing the upper surface of the molding to form a plurality of trenches that define a plurality of protruding column structures.

7 . The method of claim 6 , wherein each of the plurality of protruding column structures has a first height and a first width,

wherein the first height is within a range of 10 μm to 30 μm, and

wherein the first width is within a range of 15 μm to 50 μm.

8 . The method of claim 6 , wherein a distance between neighboring column structures of the plurality of column structures is within a range of 15 μm to 50 μm.

9 . The method of claim 6 , wherein each of the plurality of column structures has a truncated shape, and

wherein a ratio (A 1 /A 2 ) of an area A 1 of an upper surface of the truncated shape to an area A 2 of a lower surface of the truncated shape is within a range of 0.5 to 0.9.

10 . The method of claim 6 , wherein each of the plurality of column structures has a circular cone shape, a quadrilateral pyramid shape, a hemisphere shape, a circular truncated cone shape, or a frustum of quadrilateral pyramid shape.

11 . A method of manufacturing a semiconductor package, comprising:

disposing an interposer on a first package substrate on which a first semiconductor device is stacked;

disposing a second package substrate on which a second semiconductor device is stacked, on the interposer;

forming a molding on the second package substrate covering the second semiconductor device;

forming a marking pattern by a first laser beam having a first intensity on a first region of an upper surface of the molding; and

forming an uneven structure by a second laser beam, having a second intensity that is greater than the first intensity, on a second region of the upper surface of the molding.

12 . The method of claim 11 , wherein forming the marking pattern includes exposing the first region of the upper surface of the molding to the first laser beam for a first period of time, and

forming the uneven structure includes exposing the second region of the upper surface of the molding to the second laser beam for a second period of time.

13 . The method of claim 11 , wherein the molding includes an epoxy molding compound (EMC).

14 . The method of claim 11 , wherein forming the uneven structure further includes forming a plurality of rod structures extending parallel to each other in an extending direction of the molding.

15 . The method of claim 11 , wherein forming the uneven structure includes processing the upper surface of the molding to form a plurality of trenches that define a plurality of protruding column structures.

16 . The method of claim 15 , wherein each of the plurality of protruding column structures has a first height and a first width,

wherein the first height is within a range of 10 μm to 30 μm, and

wherein the first width is within a range of 15 μm to 50 μm.

17 . The method of claim 15 , wherein a distance between neighboring column structures of the plurality of protruding column structures is within a range of 15 μm to 50 μm.

18 . The method of claim 15 , wherein each of the plurality of protruding column structures has a truncated shape, and

wherein a ratio (A 1 /A 2 ) of an area A 1 of an upper surface of the truncated shape to an area A 2 of a lower surface of the truncated shape is within a range of 0.5 to 0.9.

19 . The method of claim 15 , wherein each of the plurality of protruding column structures has a circular cone shape, a quadrilateral pyramid shape, a hemisphere shape, a circular truncated cone shape, or a frustum of quadrilateral pyramid shape.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2023
From: KIM, HYUNSU
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 063125/0026 →
Priority Claims (1)
KR 10-2022-0104169 · Aug 19, 2022 · national
Continuity (1)
Related Publication 20240063102A1 · Feb 22, 2024
References Cited (13)
US 8436465B2 · Sugaya · 2013 [cited by applicant]
US 9269647B2 · Du · 2016 [cited by applicant]
US 9865570B1 · England et al. · 2018 [cited by applicant]
US 10937668B2 · Kim et al. · 2021 [cited by applicant]
US 20090146284A1 · Kim et al. · 2009 [cited by applicant]
US 20140374922A1 · Huang · 2014 [cited by examiner]
US 20220068818A1 · Song et al. · 2022 [cited by applicant]
JP 2010080651A · 2010 [cited by applicant]
KR 1020080111618 · 2008 [cited by applicant]
KR 1020170041516A · 2017 [cited by applicant]
KR 1020190130950A · 2019 [cited by applicant]
KR 1020190133907A · 2019 [cited by applicant]
Office Action dated Jan. 29, 2026 issued in corresponding to Korean Patent Application No. 10-2022-0104169. [cited by applicant]