IP Library › Granted Patent US 12,598,848
Granted Patent B2
US 12,598,848 · App. 17/914,349 · Granted Apr 7, 2026

Method for manufacturing semiconductor light emitting device

Inventor: Sang Jeong An (Incheon, KR)
Assignee: WAVELORD CO., LTD
H10H20/857H10H20/01H10H20/018H10H20/84H10H20/034H10H20/0364
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,598,848
App. No.
17/914,349
Granted
Apr 7, 2026
Kind
B2
Abstract

The present disclosure relates to a method for manufacturing a semiconductor light emitting device through non-wire bonding, the method comprising the steps of: preparing a semiconductor light emitting die and a support substrate; attaching the semiconductor light emitting die to the support substrate while a second electrical path is exposed, the semiconductor light emitting die being attached such that a conductive bonding structure covering the entire second semiconductor region is tightly bonded to a bonding layer; removing the substrate; and electrically connecting the second electrical path to the remaining semiconductor region among a first semiconductor region and the second semiconductor region through electrical connection through deposition.

Claims (14)

1 . A method of manufacturing a semiconductor light-emitting element through non-wire bonding, the method comprising:

providing a semiconductor light-emitting die which is individualized from a wafer state and includes a substrate, a plurality of semiconductor regions (including a first semiconductor region having first conductivity, an active region configured to generate light through recombination of electrons and holes, and a second semiconductor region having second conductivity different from the first conductivity), and a conductive bonding structure electrically connected to one of the first semiconductor region and the second semiconductor region and formed on an entirety of the second semiconductor region;

providing a support substrate which has an upper surface and a lower surface and includes a first electrical path and a second electrical path leading from the upper surface to the lower surface and has a bonding layer configured on the upper surface of the support substrate so as to cover the first electrical path except for the second electrical path;

attaching the semiconductor light-emitting die to the support substrate in a state in which the second electrical path is exposed on the upper surface of the support substrate such that the conductive bonding structure covering the entirety of the second semiconductor region is tightly bonded to the bonding layer;

removing the substrate;

electrically connecting the second electrical path to the other one of the first semiconductor region and the second semiconductor region through deposition using an electrical connection;

prior to the electrically connecting the second electrical path to the other one of the first semiconductor region and the second semiconductor region through deposition, forming a first passivation layer configured to cover the bonding layer through the insulating layer from above the plurality of semiconductor regions; and

prior to the forming of the first passivation layer, performing oxygen (O2) plasma treatment on the bonding layer or performing annealing treatment thereon in an oxygen (O2) atmosphere,

wherein the semiconductor light-emitting die includes an insulating layer, which is exposed after the substrate is removed, between the second semiconductor region and the second conductive layer,

wherein the conductive bonding structure includes a first conductive layer in ohmic contact with the second semiconductor region and a second conductive layer bonded to the bonding layer.

2 . The method of claim 1 , wherein the conductive bonding structure includes:

a third conductive layer in ohmic contact with the first semiconductor region.

3 . The method of claim 1 , wherein the first passivation layer is formed by performing spin coating on a flowable oxide (FOx) material including a SiO2 material.

4 . The method of claim 2 , wherein the first passivation layer is formed by performing spin coating on a flowable oxide (FOx) material including a SiO2 material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2022
From: AN, SANG JEONG
To: WAVELORD CO., LTD
Reel/Frame 061206/0338 →
Priority Claims (5)
KR 10-2020-0037119 · Mar 26, 2020 · national
KR 10-2020-0068504 · Jun 5, 2020 · national
KR 10-2020-0085428 · Jul 10, 2020 · national
KR 10-2020-0113288 · Sep 4, 2020 · national
KR 10-2020-0127041 · Sep 29, 2020 · national
Continuity (1)
Related Publication 20230103358A1 · Apr 6, 2023
References Cited (14)
US 5960317A · Jeong · 1999 [cited by examiner]
US 20150187993A1 · An · 2015 [cited by examiner]
JP 2005252222A · 2005 [cited by applicant]
JP 2019208022A · 2019 [cited by applicant]
KR 1020010017499A · 2001 [cited by applicant]
KR 101303150B1 · 2013 [cited by applicant]
KR 1020140022136A · 2014 [cited by applicant]
KR 1020150114240A · 2015 [cited by applicant]
KR 1020160050210A · 2016 [cited by applicant]
KR 1020180009266A · 2018 [cited by applicant]
KR 101855063B1 · 2018 [cited by applicant]
KR 1020180126773A · 2018 [cited by applicant]
KR 1020200009847A · 2020 [cited by applicant]
KR 102112944B1 · 2020 [cited by applicant]