IP Library › Granted Patent US 12,599,010
Granted Patent B2
US 12,599,010 · App. 17/481,733 · Granted Apr 7, 2026

Microelectronic packages with embedded interposers

Inventors: Rahul N. Manepalli (Chandler, AZ); Hamid Azimi (Chandler, AZ)
Assignee: Intel Corporation
H01L23/5389H01L21/568H01L23/5385H01L24/24H01L24/82H01L2224/24011H01L2224/2402H01L2224/24137H01L2224/82005H01L2224/82101H01L2224/82106
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,599,010
App. No.
17/481,733
Granted
Apr 7, 2026
Kind
B2
Abstract

An electronic device comprises multiple integrated circuit (IC) dice disposed on a package substrate having a substrate area, a mold layer that includes the IC dice, and multiple conductive pillars extending from a surface of at least one IC die to a first surface of the mold layer, and an interposer layer extending over the substrate area and comprised of a stiffening material more rigid than a material of the package substrate. The interposer layer includes multiple electrically conductive through layer vias contacting the conductive pillars at a first surface of the mold layer and extending through the stiffening material to a second surface of the interposer layer.

Claims (26)

1 . An electronic device comprising:

multiple integrated circuit (IC) dice disposed on a package substrate, the package substrate having a substrate area;

a mold layer that includes the IC dice and multiple conductive pillars extending from a surface of at least one IC die to a first surface of the mold layer; and

an interposer layer extending over the substrate area and including a stiffening material more rigid than a material of the package substrate, the interposer layer further including multiple electrically conductive through layer vias contacting the conductive pillars at the first surface of the mold layer and extending through the stiffening material to a second surface of the interposer layer,

wherein the stiffening material is glass, the interposer layer is a glass interposer layer and the multiple through layer vias are through-glass vias (TGVs) that include metal,

wherein the glass interposer layer is embedded in a redistribution layer contacting the mold layer and including at least one electrically conductive interconnect layer in electrical contact with the TGVs.

2 . The electronic device of claim 1 , including an adhesive layer arranged between the mold layer and the glass interposer layer, and the TGVs extend through the adhesive layer to the conductive pillars of the mold layer.

3 . The electronic device of claim 1 , wherein each TGV includes solder on both ends of the TGV.

4 . The electronic device of claim 1 , wherein the mold layer includes at least one additional contact pillar extending from the first surface of the mold layer to a second opposing surface of the mold layer, and wherein the glass interposer layer includes at least one TGV contacting the at least one additional contact pillar.

5 . The electronic device of claim 1 , including a redistribution layer contacting the glass interposer layer and including at least one electrically conductive interconnect layer in electrical contact with the TGVs.

6 . An electronic device comprising:

multiple integrated circuit (IC) dice disposed on a package substrate, the package substrate having a substrate area;

a mold layer that includes the IC dice and multiple conductive pillars extending from a surface of at least one IC die to a first surface of the mold layer; and

an interposer layer extending over the substrate area and including a stiffening material more rigid than a material of the package substrate, the interposer layer further including multiple electrically conductive through layer vias contacting the conductive pillars at the first surface of the mold layer and extending through the stiffening material to a second surface of the interposer layer,

wherein the stiffening material is a metal more rigid than the package substrate, the interposer layer is a metal interposer layer, and the multiple through layer vias include an insulating dielectric material separating the metal of the metal interposer layer and the electrically conductive material of the through layer vias.

7 . The electronic device of claim 1 , wherein the glass interposer layer is attached to the mold layer using solder.

8 . A packaged electronic system comprising:

multiple integrated circuit (IC) dice disposed on a package substrate, the package substrate having a substrate area;

a mold layer that includes the IC dice and multiple conductive pillars extending from a surface of at least one IC die to a first surface of the mold layer;

a glass interposer layer having substantially a same area as the substrate area and arranged above the mold layer, the glass interposer layer including multiple electrically conductive through glass vias (TGVs) in electrical contact with the conductive pillars and extending through a stiffening material of the glass interposer layer to a second surface of the interposer layer;

an adhesive between the glass interposer layer and the mold layer, the adhesive touching the glass interposer layer; and

an electronic device arranged between the mold layer and the glass interposer layer and in electrical contact with at least two IC dice of the multiple IC dice and in electrical contact with at least one TGV,

wherein the glass interposer layer is embedded in a redistribution layer contacting the mold layer and including at least one electrically conductive interconnect layer in electrical contact with the TGVs.

9 . The packaged electronic system of claim 8 , wherein the electronic device is embedded in an insulating layer arranged between the mold layer and the glass interposer layer, and the insulating layer includes through vias and the TGVs of the glass interposer layer are in electrical contact with the conductive pillars of the mold layer through the through vias of the insulating layer.

10 . The packaged electronic system of claim 8 , including a redistribution layer contacting the glass interposer layer and including at least one electrically conductive interconnect layer in electrical contact with the TGVs.

11 . The packaged electronic system of claim 8 , wherein the electronic device is a die-to-die bridge connector between the at least two IC dice.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 28, 2021
From: MANEPALLI, RAHUL N.; AZIMI, HAMID
To: INTEL CORPORATION
Reel/Frame 057943/0284 →
Continuity (1)
Related Publication 20230094820A1 · Mar 30, 2023
References Cited (20)
US 10593628B2 · Bhagavat · 2020 [cited by examiner]
US 10923430B2 · Lin · 2021 [cited by examiner]
US 11901248B2 · Sankman · 2024 [cited by examiner]
US 20130168857A1 · Gregorich et al. · 2013 [cited by applicant]
US 20130277829A1 · Yee et al. · 2013 [cited by applicant]
US 20140321803A1 · Thacker · 2014 [cited by examiner]
US 20150235991A1 · Gu et al. · 2015 [cited by applicant]
US 20150262928A1 · Shen et al. · 2015 [cited by applicant]
US 20150279817A1 · Zhang et al. · 2015 [cited by applicant]
US 20170186660A1 · Lim et al. · 2017 [cited by applicant]
US 20180122736A1 · Hu · 2018 [cited by applicant]
US 20190109117A1 · Fang et al. · 2019 [cited by applicant]
US 20190341320A1 · Pollard · 2019 [cited by examiner]
US 20210005542A1 · Mallik · 2021 [cited by examiner]
US 20210005556A1 · Yu · 2021 [cited by examiner]
US 20210028080A1 · Pietambaram · 2021 [cited by examiner]
US 20210134781A1 · Chan et al. · 2021 [cited by applicant]
US 20210305108A1 · Sankman · 2021 [cited by examiner]
PCT International Search Report and Written Opinion in PCT International Application Serial No. PCT/US2022/074827 mailed on Nov. 21, 2022 (9 pages). [cited by applicant]
EPO European Extended Search Report in EP Application Serial No. 22873762.3 mailed on May 12, 2025, 16 pages. [cited by applicant]