IP Library › Granted Patent US 12,604,483
Granted Patent B2
US 12,604,483 · App. 18/324,230 · Granted Apr 14, 2026

Magnetic memory devices for differential sensing

Inventor: Johannes Mueller (Dresden, DE)
Assignee: GlobalFoundries U.S. Inc.
H10B61/22H10N50/20
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,604,483
App. No.
18/324,230
Granted
Apr 14, 2026
Kind
B2
Abstract

A magnetic memory device is provided. The magnetic memory device includes a first magnetic tunnel junction (MTJ) stack, a second MTJ stack, and a spin-orbit torque (SOT) electrode. The second MTJ stack is adjacent to the first MTJ stack. The SOT electrode is connected to the first MTJ stack and the second MTJ stack, wherein the SOT electrode has a first electrode section along a first axis and a second electrode section along a second axis, and the second axis is spaced apart from and parallel to the first axis.

Claims (31)

1 . A magnetic memory device, comprising:

a first magnetic tunnel junction (MTJ) stack;

a second MTJ stack adjacent to the first MTJ stack;

a spin-orbit torque (SOT) electrode connected to the first MTJ stack and the second MTJ stack, wherein the SOT electrode has a first electrode section along a first axis and a second electrode section along a second axis, the second axis is spaced apart from and parallel to the first axis; and

a connecting electrode section along a third axis substantially perpendicular to the first axis and the second axis, wherein the first axis and the second axis extend away from the third axis in opposite directions.

2 . The magnetic memory device of claim 1 , the connecting electrode section comprises a first end portion connecting to the first electrode section and a second end portion connected to the second electrode section.

3 . The magnetic memory device of claim 2 , wherein the first MTJ stack is in contact with the first electrode section and the second MTJ stack is in contact with the second electrode section.

4 . The magnetic memory device of claim 2 , wherein the first MTJ stack at a corner of the SOT electrode where the first electrode section connects to the connecting electrode section.

5 . The magnetic memory device of claim 4 , wherein the second MTJ stack is at a corner of the SOT electrode where the second electrode section connects to the connecting electrode section.

6 . The magnetic memory device of claim 1 , wherein the first MTJ stack and the second MTJ stack each comprise a tunneling barrier layer between a free magnetic layer and a fixed magnetic layer, wherein the magnetization direction of the fixed magnetic layers of the first MTJ stack and the second MTJ stack are aligned in a substantially similar direction.

7 . The magnetic memory device of claim 6 , further comprising a magnetic element, and a magnetic field direction of the magnetic element is substantially parallel to the first axis.

8 . The magnetic memory device of claim 1 , wherein the magnetic memory device includes a magnetic random-access memory (MRAM) comprising three transistors and two MTJ stacks.

9 . The magnetic memory device of claim 8 , wherein the magnetic memory device is capable of storing one true bit in the first MTJ stack and one complementary bit in the second MTJ stack.

10 . A magnetic memory device, comprising:

a first magnetic tunnel junction (MTJ) stack;

a first transistor coupled to the first MTJ stack;

a second MTJ stack adjacent to the first MTJ stack;

a second transistor coupled to the second MTJ stack;

a spin-orbit torque (SOT) electrode connected to the first MTJ stack and the second MTJ stack, wherein the SOT electrode has a first electrode section along a first axis, a second electrode section along a second axis, the second axis is spaced apart from and parallel to the first axis, and a connecting electrode section along a third axis substantially perpendicular to the first axis and the second axis, wherein the first axis and the second axis extend away from the third axis in opposite directions; and

a third transistor coupled to the SOT electrode.

11 . The magnetic memory device of claim 10 , further comprising a first bit line and a second bit line, wherein the first bit line is coupled to the first transistor and the second transistor, and the second bit line is coupled to the third transistor.

12 . The magnetic memory device of claim 11 , further comprising a source line, wherein the source line is coupled to the SOT electrode.

13 . The magnetic memory device of claim 12 , further comprising a first word line and a second word line, wherein the first word line is coupled to the third transistor and the second word line is coupled to the first transistor and the second transistor.

14 . The magnetic memory device of claim 13 , wherein the first word line serves as an electrical route for a write operation of the magnetic memory device.

15 . The magnetic memory device of claim 14 , wherein the second word line serves as an electrical route for a read operation of the magnetic memory device.

16 . A method of forming a magnetic memory device, comprising:

forming a first magnetic tunnel junction (MTJ) stack and a second MTJ stack; and

forming a spin-orbit torque (SOT) electrode including forming a first electrode section, forming a second electrode section, and forming a connecting electrode section, wherein the first electrode section is formed along a first axis, the second electrode section is formed along a second axis that is spaced apart from and parallel to the first axis, and the connecting electrode section is formed along a third axis that is substantially perpendicular to the first axis and the second axis, wherein the first axis and the second axis extend away from the third axis in opposite directions.

17 . The method of claim 16 , wherein the connecting electrode section comprises a first end portion and a second end portion, and forming the connecting electrode section comprises forming the first end portion to be connected to the first electrode section and the second end portion to be connected to the second electrode section.

18 . The method of claim 16 , further comprising forming a first bit line coupled to the first MTJ stack and a second bit line coupled to the second MTJ stack and the SOT electrode.

19 . The method of claim 18 , further comprising forming a first word line coupled to the SOT electrode and a second word line coupled to the first MTJ stack and the second MTJ stack.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2023
From: MUELLER, JOHANNES
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 063770/0456 →
Continuity (1)
Related Publication 20240397732A1 · Nov 28, 2024
References Cited (15)
US 20180102154A1 · Kim · 2018 [cited by examiner]
US 20190051820A1 · Sugiyama · 2019 [cited by examiner]
US 20210066580A1 · Song · 2021 [cited by examiner]
US 20210210127A1 · Drouard · 2021 [cited by examiner]
US 20230046423A1 · Xing · 2023 [cited by examiner]
CN 112420095A · 2021 [cited by applicant]
CN 110660420B · 2022 [cited by applicant]
H. Noguchi et al., “7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme,” 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Franc… [cited by applicant]
K. Garello et al., “Manufacturable 300mm platform solution for Field-Free Switching SOT-MRAM,” 2019 Symposium on VLSI Technology, Kyoto, Japan, 2019, pp. T194-T195, doi: 10.23919/VLSIT.2019.8776537. [cited by applicant]
Vaishnavi Kateel, “Field-free switching solution for SOT-MRAM”, KU Leuven PhD community at IMEC, May 2023 (https://agenda.kuleuven.be/en/content/field-free-switching-solution-sot-mram). [cited by applicant]
S. Shreya and B. K. Kaushik, “Compact Modeling of Differential Spin-Orbit Torque based MRAM,” 2018 4th IEEE International Conference on Emerging Electronics (ICEE), Bengaluru, India, 2018, pp. 1-6, doi: 10.1109/ICEE4458… [cited by applicant]
Y. Kim, S. H. Choday and K. Roy, “DSH-MRAM: Differential Spin Hall MRAM for On-Chip Memories,” in IEEE Electron Device Letters, vol. 34, No. 10, pp. 1259-1261, Oct. 2013, doi: 10.1109/LED.2013.2279153. [cited by applicant]
A. Aziz, W. Cane-Wissing, M. S. Kim, S. Datta, V. Narayanan and S. K. Gupta, “Single-Ended and Differential MRAMs Based on Spin Hall Effect: A Layout-Aware Design Perspective,” 2015 IEEE Computer Society Annual Symposiu… [cited by applicant]
K. Cai et al., “First demonstration of field-free perpendicular SOT-MRAM for ultrafast and high-density embedded memories,” 2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2022, pp. 36.2.1-36… [cited by applicant]
European Patent Office, Extended European Search Report and Opinion issued in European Patent Application No. 23198971.6 on Feb. 16, 2024; 8 pages. [cited by applicant]