IP Library › Granted Patent US 12,610,663
Granted Patent B2
US 12,610,663 · App. 17/944,285 · Granted Apr 21, 2026

Display device with improved connecting resistance between electrodes and method of manufacturing the same

Inventors: Sung Geun Bae (Hwaseong-si, KR); Da Sol Jeong (Seoul, KR); Su Min Choi (Hwaseong-si, KR)
Assignee: Samsung Display Co., Ltd.
H10H20/8312H10H20/01H10H20/857H10H29/142H10H20/032H10H20/0364
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,610,663
App. No.
17/944,285
Granted
Apr 21, 2026
Kind
B2
Abstract

A display device comprises a first conductive layer on a substrate including gate electrodes and 1-1th and 2-1th connecting conductive patterns; a second conductive layer on the first conductive layer including source electrodes and drain electrodes and 1-2th and 2-2th connecting conductive patterns; bank patterns on the second conductive layer, extending in first and second directions intersecting each other, and surrounding subpixels; a first electrode on a first bank pattern disposed in each of the subpixels to extend in the first direction; second electrodes on second bank patterns spaced apart from each other with the first electrode being disposed between the second electrodes and extending in the first direction; light-emitting elements disposed on the first electrode and the second electrodes; a first connecting electrode disposed on the first electrode and contacting first light-emitting elements; and a second connecting electrode disposed on the second electrodes and contacting the second light-emitting elements.

Claims (54)

1 . A display device comprising:

a first conductive layer on a substrate including gate electrodes of transistors and a 1-1th connecting conductive pattern and a 2-1th connecting conductive pattern;

a second conductive layer on the first conductive layer including source electrodes and drain electrodes of the transistors and a 1-2th connecting conductive pattern and a 2-2th connecting conductive pattern;

bank patterns on the second conductive layer, extending in a first direction and a second direction intersecting each other, surrounding subpixels, and including a first bank pattern and second bank patterns;

a first electrode on the first bank pattern, the first electrode being disposed in each of the subpixels to extend in the first direction;

second electrodes on the second bank patterns, the second electrodes being spaced apart from each other in the second direction with the first electrode being disposed between the second electrodes, and extending in the first direction;

light-emitting elements disposed on the first electrode and the second electrodes and including first light-emitting elements and second light-emitting elements;

a first connecting electrode disposed on the first electrode and electrically contacting the first light-emitting elements; and

a second connecting electrode disposed on the second electrodes and electrically contacting the second light-emitting elements, wherein

the first electrode is directly connected to the 2-1th connecting conductive pattern through a first contact hole, and

the second electrodes are directly connected to the 1-1th connecting conductive pattern through second contact holes,

the first connecting electrode is directly connected to the 2-2th connecting conductive pattern through a third contact hole.

2 . The display device of claim 1 , wherein the first conductive layer includes copper (Cu).

3 . The display device of claim 2 , wherein the 1-1th and 2-1th connecting conductive patterns include copper (Cu).

4 . The display device of claim 1 , wherein

the second connecting electrode is directly connected to the 1-2th connecting conductive pattern through a fourth contact hole.

5 . The display device of claim 4 , wherein the second conductive layer and the first conductive layer include a same material.

6 . The display device of claim 5 , wherein the 1-2th and 2-2th connecting conductive patterns include copper (Cu).

7 . The display device of claim 4 , further comprising:

an interlayer insulating layer on the first conductive layer; and

a passivation layer on the interlayer insulating layer and the second conductive layer.

8 . The display device of claim 7 , further comprising:

a via layer between the second conductive layer and the first electrode and between the second conductive layer and the second electrodes.

9 . The display device of claim 8 , wherein the first contact hole and the second contact holes penetrate the via layer, the passivation layer, and the interlayer insulating layer.

10 . The display device of claim 9 , further comprising:

a first insulating layer on the first electrode and the second electrodes; and

a second insulating layer on the first insulating layer.

11 . The display device of claim 10 , wherein the third and fourth contact holes penetrate the first insulating layer, the second insulating layer, the via layer, and the passivation layer.

12 . The display device of claim 4 , wherein the 1-1th and 1-2th connecting conductive patterns are directly connected to each other.

13 . The display device of claim 12 , wherein the 2-1th and 2-2th connecting conductive patterns are directly connected to each other.

14 . The display device of claim 4 , wherein

a low-potential voltage is applied to the 1-1th connecting conductive pattern, and

a high-potential voltage is applied to the 2-1th connecting conductive pattern.

15 . A method of manufacturing a display device, comprising:

forming a first conductive layer including gate electrodes of transistors and 1-1th and 2-1th connecting conductive patterns, on a substrate;

forming a second conductive layer including source electrodes and drain electrodes of the transistors and 1-2th and 2-2th connecting conductive patterns, on the first conductive layer;

forming bank patterns, extending in first and second directions intersecting each other, surrounding subpixels, and including a first bank pattern and second bank patterns, on the second conductive layer;

forming a first electrode disposed in each of the subpixels to extend in the first direction, and second electrodes spaced apart from each other in the second direction with the first electrode being disposed between the second electrodes and extending in the first direction, on the first bank pattern;

forming light-emitting elements including first light-emitting elements and second light-emitting elements, on the first electrode and the second electrodes;

forming a first connecting electrode electrically contacting the first light-emitting elements, on the first electrode; and

forming a second connecting electrode electrically contacting the second light-emitting elements, on the second electrodes, wherein

the first electrode is directly connected to the 2-1th connecting conductive pattern through a first contact hole, and

the second electrodes are directly connected to the 1-1th connecting conductive pattern through second contact holes,

the first connecting electrode is directly connected to the 2-2th connecting conductive pattern through a third contact hole.

16 . The method of claim 15 , wherein the 1-1th and 2-1th connecting conductive patterns include copper (Cu).

17 . The method of claim 15 , wherein

the second connecting electrode is directly connected to the 1-2th connecting conductive pattern through a fourth contact hole.

18 . The method of claim 17 , wherein the second conductive layer and the first conductive layer include a same material.

19 . The method of claim 18 , wherein

the 1-1th and 1-2th connecting conductive patterns are directly connected to each other, and

the 2-1th and 2-2th connecting conductive patterns are directly connected to each other.

20 . The method of claim 19 , wherein

a low-potential voltage is applied to the 1-1th connecting conductive pattern, and

a high-potential voltage is applied to the 2-1th connecting conductive pattern.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2022
From: BAE, SUNG GEUN; JEONG, DA SOL; CHOI, SU MIN
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 061089/0402 →
Priority Claims (1)
KR 10-2022-0014145 · Feb 3, 2022 · national
Continuity (1)
Related Publication 20230246135A1 · Aug 3, 2023
References Cited (6)
US 20020180898A1 · Yoo · 2002 [cited by examiner]
US 20110031500A1 · Suh · 2011 [cited by examiner]
US 20210391381A1 · Asada · 2021 [cited by examiner]
US 20230197764A1 · Lee · 2023 [cited by examiner]
US 20240306418A1 · Wang · 2024 [cited by examiner]
KR 1020190121894 · 2019 [cited by applicant]