IP Library › Granted Patent US 12,613,543
Granted Patent B2
US 12,613,543 · App. 18/437,743 · Granted Apr 28, 2026

Electronic devices including internal voltage generation circuits

Inventors: Hyungrok Do (Icheon-si Gyeonggi-do, KR); Dae Han Kwon (Icheon-si Gyeonggi-do, KR); Kyu Dong Hwang (Icheon-si Gyeonggi-do, KR)
Assignee: SK hynix Inc.
G05F1/575
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,613,543
App. No.
18/437,743
Granted
Apr 28, 2026
Kind
B2
Abstract

An electronic device includes an internal voltage generation circuit configured to detect a voltage level of an internal voltage, that is generated by the internal voltage generation circuit. The internal voltage generating circuit is also configured to generate a drive code, which, along with a drive clock, determines the magnitude of the generated internal voltage. The drive code may be reset responsive to the internal voltage. The electronic device also includes a load circuit which is powered by the generated internal voltage.

Claims (46)

1 . An electronic device comprising:

an internal voltage generation circuit configured to:

detect a voltage level of an internal voltage;

generate a drive code having a value, which is determined by a drive clock; and

generate the internal voltage as an output of the internal voltage generation circuit, the internal voltage having a magnitude which corresponds to the drive code value, the drive code being reset responsive to receipt of a predetermined magnitude internal voltage; and

a load circuit configured to receive the internal voltage;

wherein the internal voltage generation circuit comprises a drive control circuit configured to generate a drive control signal, responsive to a feedback voltage generated from the internal voltage and a reference voltage, an oscillator configured to receive the drive control signal to generate the drive clock, and a code generation circuit configured to receive the drive control signal and the drive clock to generate the drive code, and

wherein the code generation circuit is configured to reset the drive code when the feedback voltage is generated at a voltage level equal to or greater than that of the reference voltage.

2 . The electronic device of claim 1 , wherein the internal voltage generation circuit is configured to change the magnitude of the internal voltage in response to a change in the value of the drive code.

3 . The electronic device of claim 2 , wherein the internal voltage generation circuit is configured to enable or disable the drive clock, in response to the internal voltage.

4 . The electronic device of claim 1 , wherein the internal voltage generation circuit is configured to deactivate the drive clock and reset the drive code when resetting the internal voltage is not required.

5 . The electronic device of claim 1 , wherein the internal voltage generation circuit further comprises:

a drive circuit configured to generate the internal voltage, responsive to the value of the drive code.

6 . The electronic device of claim 5 , wherein the drive control circuit is configured to generate the drive control signal having a logic level set according to a comparison of the feedback voltage and the reference voltage.

7 . The electronic device of claim 5 , wherein the code generation circuit is configured to count the drive clock to generate the drive code, the value of which is increased when the feedback voltage is generated at a voltage level less than the voltage level of the reference voltage.

8 . The electronic device of claim 5 , wherein the drive circuit is configured to:

cause the internal voltage to have a magnitude determined by the value of the drive code, and

cause the internal voltage to be reset when the value of the drive code is reset.

9 . An electronic device comprising:

an internal voltage generation circuit configured to:

detect a voltage level of an internal voltage;

generate a drive code, responsive to a drive clock;

generate the internal voltage, the voltage level of which is determined by the drive code the drive code being reset, responsive to a predetermined internal voltage and an operation flag; and

a load circuit configured to receive the internal voltage;

wherein the operation flag is generated by the operation of the load circuit;

wherein the operation flag is generated by the operation of the load circuit, wherein the internal voltage generation circuit comprises a drive control circuit configured to generate a drive control signal, responsive to a feedback voltage generated from the internal voltage and a reference voltage, an oscillator configured to receive the drive control signal to generate the drive clock, and a code generation circuit configured to receive the drive control signal and the drive clock to generate the drive code.

10 . The electronic device of claim 9 , wherein the operation flag is generated before operation of the load circuit is stopped.

11 . The electronic device of claim 9 , wherein the internal voltage generation circuit is configured to deactivate the drive clock and to reset the drive code when the operation flag is generated and resetting the internal voltage is required.

12 . The electronic device of claim 9 , wherein the internal voltage generation circuit further comprises:

a drive circuit configured to generate the internal voltage, responsive to the drive code.

13 . The electronic device of claim 12 , wherein the code generation circuit is configured to count the drive clock and thereby generate the drive code, and configured to increase the code value when the feedback voltage is generated at a voltage level less than the voltage level of the reference voltage level.

14 . The electronic device of claim 12 , wherein the code generation circuit is configured to deactivate the drive clock and to reset the drive code when the operation flag is generated and when the feedback voltage has a voltage level equal to or greater than the reference voltage.

15 . The electronic device of claim 12 , wherein the code generation circuit is configured to count drive clock pulses and thereby generate the drive code, the value of which decreases when the operation flag is not generated and the feedback voltage is generated at a voltage level equal to or greater than that of the reference voltage.

16 . The electronic device of claim 12 , wherein the drive circuit is configured to:

provide the internal voltage with a driving force set depending on the drive code, and

drive the internal voltage with an initial driving force to reset the internal voltage when the drive code is reset.

17 . An internal voltage generation circuit comprising:

a drive control circuit configured to generate a drive control signal, responsive to a feedback voltage generated from an internal voltage and a reference voltage;

an oscillator configured to receive the drive control signal to generate the drive clock;

a code generation circuit configured to receive the drive control signal and the drive clock to generate a drive code, responsive to the drive control signal; and

a drive circuit configured to provide the internal voltage at a magnitude determined by the drive code,

wherein the drive code is reset when the feedback voltage is generated at a voltage level equal to or greater than that of the reference voltage.

18 . The internal voltage generation circuit of claim 17 , wherein the code generation circuit is configured to count the drive clock to generate the drive code, the value of which increase when the feedback voltage is generated at a voltage level less than that of the reference voltage.

19 . The electronic device of claim 17 , wherein the drive circuit is configured to:

generate an internal voltage determined by the value of the drive code; and

provide an internal voltage having a magnitude that resets the internal voltage when the drive code is reset.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2024
From: DO, HYUNGROK; KWON, DAE HAN; HWANG, KYU DONG
To: SK HYNIX INC.
Reel/Frame 066430/0802 →
Priority Claims (1)
KR 10-2023-0132065 · Oct 4, 2023 · national
Continuity (1)
Related Publication 20250117034A1 · Apr 10, 2025
References Cited (10)
US 9734904B1 · Cho · 2017 [cited by examiner]
US 10198015B1 · Ham · 2019 [cited by examiner]
US 10635124B2 · Mahajan · 2020 [cited by examiner]
US 11296596B1 · Kim · 2022 [cited by examiner]
US 11444532B2 · Liu · 2022 [cited by examiner]
US 11675379B2 · Ahmed · 2023 [cited by examiner]
US 11687107B2 · Melanson · 2023 [cited by examiner]
US 20140007777A1 · Sweet et al. · 2014 [cited by applicant]
US 20220011800A1 · Nasir · 2022 [cited by examiner]
KR 1020210051388A · 2021 [cited by applicant]