IP Library › Granted Patent US 12,626,089
Granted Patent B2
US 12,626,089 · App. 17/591,114 · Granted May 12, 2026

Device and method with multidimensional vector neural network

Inventors: Hyunsoo Kim (Yongin-si, KR); Sungmeen Myung (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
G06N3/04
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,626,089
App. No.
17/591,114
Granted
May 12, 2026
Kind
B2
Abstract

A computing device for a multidimensional vector neural network includes: input lines to which multidimensional input vectors are input; output lines intersecting the input lines; memory cells disposed at intersecting points between the input lines and the output lines and configured to store weight elements included in multidimensional weight vectors; selectors configured to transmit a value output from each of the output lines to any one of adders; and the adders configured to accumulate values received from the selectors in a predetermined number of cycles, wherein, for each of the multidimensional weight vectors, weight elements included in the multidimensional weight vector are stored in reference memory cells that connect a corresponding single reference input line and corresponding two or more reference output lines.

Claims (35)

1 . A computing device for a multidimensional vector neural network, the computing device comprising:

input lines to which multidimensional input vectors are input;

output lines intersecting the input lines;

memory cells disposed at intersecting points between the input lines and the output lines and configured to store weight elements included in multidimensional weight vectors;

selectors configured to transmit a value output from each of the output lines to any one of adders; and

the adders configured to accumulate values received from the selectors in a predetermined number of cycles,

wherein, for each of the multidimensional weight vectors, weight elements included in the multidimensional weight vector are stored in reference memory cells that connect a corresponding single reference input line and corresponding two or more reference output lines.

2 . The device of claim 1 , wherein, for each of the multidimensional input vectors, input elements included in the multidimensional input vector are sequentially input to a same reference input line in the cycles.

3 . The device of claim 1 , wherein the predetermined number of cycles is equal to a number of input elements included in each of the multidimensional input vectors.

4 . The device of claim 1 , wherein, for each of multidimensional output vectors, output elements included in the multidimensional output vector are determined based on a value accumulated by each of reference adders corresponding to the reference output lines.

5 . The device of claim 1 , wherein reference selectors corresponding to the reference output lines among the selectors are configured to sort a value output from each of the reference output lines by output elements of each of multidimensional output vectors and transmit the sorted value to different reference adders.

6 . The device of claim 1 , wherein a number of output lines is determined based on a number of multidimensional weight vectors and a number of weight elements included in each of the multidimensional weight vectors.

7 . The device of claim 1 , wherein, for each of the multidimensional weight vectors, the weight elements included in the multidimensional weight vector are stored in reference memory cells connected to different reference output lines.

8 . The device of claim 1 , wherein the multidimensional input vectors, the multidimensional weight vectors, and multidimensional output vectors determined based on a value accumulated by each of the adders are complex vectors comprising a real element and an imaginary element.

9 . The device of claim 8 , wherein

a value output from a first reference output line connected to memory cells configured to store real elements among the reference output lines is transmitted to a second reference adder configured to accumulate imaginary elements, wherein a sign of the value is maintained through a first reference selector, and

another value output from a second reference output line connected to memory cells configured to store imaginary elements among the reference output lines is transmitted to a first reference adder configured to accumulate real elements, wherein a sign of the other value is inverted through a second reference selector.

10 . The device of claim 1 , wherein the multidimensional input vectors, the multidimensional weight vectors, and multidimensional output vectors determined based on a value accumulated by each of the adders are either one or both of quaternion vectors comprising imaginary elements and quaternion vectors comprising a real element and imaginary elements.

11 . The device of claim 10 , further comprising:

second selectors configured to determine a sign of a value output from each of the output lines based on a type of a multidimensional weight vector applied to an operation to be performed in each cycle, a type of a weight element stored in the memory cells, and a type of an input element input to the input lines and transmit the value with the determined sign to a corresponding selector.

12 . The device of claim 10 , wherein elements included in each of partial operation result vectors accumulated by the adders in a portion of the cycles are sequentially input to the input lines in the remaining portion of the cycles.

13 . The device of claim 1 , wherein the predetermined number of cycles is

“2” in response to the multidimensional weight vectors being complex vectors, and

“7” or “8” in response to the multidimensional weight vectors being quaternion vectors.

14 . A processor-implemented operation method of a computing device for a multidimensional vector neural network, the operation method comprising:

inputting input elements included in each of multidimensional input vectors to input lines;

transmitting, through selectors, a value output from each of output lines intersecting the input lines to any one of adders; and

accumulating, through the adders, values received from the selectors in a predetermined number of cycles,

wherein, for each of the multidimensional weight vectors applied to the multidimensional vector neural network, weight elements included in the multidimensional weight vector are stored in reference memory cells that connect a corresponding single reference input line and corresponding two or more reference output lines.

15 . The method of claim 14 , wherein, for each of the multidimensional input vectors, the inputting comprises sequentially inputting input elements included in the multidimensional input vector to a same reference input line in the cycles.

16 . The method of claim 14 , wherein the predetermined number of cycles is equal to a number of input elements included in each of the multidimensional input vectors.

17 . The method of claim 14 , wherein, for each of multidimensional output vectors, output elements included in the multidimensional output vector are determined based on a value accumulated by each of reference adders corresponding to the reference output lines.

18 . The method of claim 14 , wherein the transmitting comprises sorting, through reference selectors corresponding to the reference output lines among the selectors, a value output from each of the reference output lines by output elements of each of the multidimensional output vectors and transmitting the sorted value to different reference adders.

19 . The method of claim 14 , wherein a number of output lines is determined based on a number of multidimensional weight vectors and a number of weight elements included in each of the multidimensional weight vectors.

20 . The method of claim 14 , wherein, for each of the multidimensional weight vectors, the weight elements included in the multidimensional weight vector are stored in reference memory cells connected to different reference output lines.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2022
From: KIM, HYUNSOO; MYUNG, SUNGMEEN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 058862/0630 →
Priority Claims (1)
KR 10-2021-0060126 · May 10, 2021 · national
Continuity (1)
Related Publication 20220358345A1 · Nov 10, 2022
References Cited (30)
US 5430830A · Frank · 1995 [cited by examiner]
US 6675187B1 · Greenberger · 2004 [cited by applicant]
US 8924455B1 · Barman et al. · 2014 [cited by applicant]
US 9104510B1 · Rub et al. · 2015 [cited by applicant]
US 20070078661A1 · Sriram et al. · 2007 [cited by applicant]
US 20130028004A1 · Snider · 2013 [cited by applicant]
US 20200082254A1 · Dally et al. · 2020 [cited by applicant]
US 20200285950A1 · Baum · 2020 [cited by examiner]
US 20200411091A1 · Hwang · 2020 [cited by applicant]
US 20210303266A1 · Myung et al. · 2021 [cited by applicant]
US 20220019884A1 · Jung et al. · 2022 [cited by applicant]
US 20220051717A1 · Lee et al. · 2022 [cited by applicant]
KR 1020190029406A · 2019 [cited by applicant]
KR 1020210000987A · 2021 [cited by applicant]
Ni, L., “In-memory computing by RRAM for machine learning” Doctoral thesis, Nanyang Technological University, Singapore., Dec. 11, 2017 (154 pages in English). [cited by applicant]
Extended European search report issued on Oct. 13, 2022, in counterpart European Patent Application No. 22172516.1 (10 pages in English). [cited by applicant]
Hirose, Akira “Complex-valued neural networks: Advances and applications” [cited by applicant]
Gaudet, Chase J., et al. “Deep Quaternion Networks.” [cited by applicant]
Hayakawa, Daichi, et al. “Applying Complex-Valued Neural Networks to Acoustic Modeling for Speech Recognition.” [cited by applicant]
Zhu, Xuanyu, et al. “Quaternion Convolutional Neural Networks.” [cited by applicant]
Sun, Sheng-Yang, et al. “Cascaded architecture for memristor crossbar array based larger-scale neuromorphic computing.” [cited by applicant]
Ranjan, Ashish, et al. “X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks.” [cited by applicant]
Kim, Guhyun, et al. “Artificial Neural Network for Response Inference of a Nonvolatile Resistance-Switch Array” [cited by applicant]
Pavllo, Dario, et al. “Modeling Human Motion with Quaternion-based Neural Networks.” [cited by applicant]
García-Retuerta, David, et al. “Quaternion Neural Networks: State-of-the-Art and Research Challenges.” [cited by applicant]
Cho, Hyun-Woong, et al. “Deep Complex-Valued Network for Ego-Velocity Estimation with Millimeter-Wave Radar.” [cited by applicant]
Nandakumar, S. R., et al. “Mixed-Precision Deep Learning Based on Computational Memory.” [cited by applicant]
Lee, Sung-Tae, et al. “Neuromorphic Computing Using NAND Flash Memory Architecture With Pulse Width Modulation Scheme.” [cited by applicant]
Chen, Jia, et al. “Multiply accumulate operations in memristor crossbar arrays for analog computing.” [cited by applicant]
Korean Office Action issued on Apr. 28, 2025, in corresponding Korean Patent Application No. 10-2021-0060126. (3pages in English, 5 pages in Korean). [cited by applicant]