IP Library › Granted Patent US 12,632,608
Granted Patent B2
US 12,632,608 · App. 18/004,333 · Granted May 19, 2026

Integrated circuit device with protection against malicious attacks

Inventors: Sylvain Pelissier (Cheseaux-sur-Lausanne, CH); Pascal Aubry (Cheseaux-sur-Lausanne, CH)
Assignee: NAGRAVISION SARL
G06F21/75G06F21/554
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,632,608
App. No.
18/004,333
Granted
May 19, 2026
Kind
B2
Abstract

An integrated circuit device includes a semiconductor substrate layer and at least one active layer including electronic components and supported by the semiconductor substrate layer. The semiconductor substrate layer and the at least one active layer are sandwiched between two protective layers acting as physical obstacles to prevent the passage of radiations. In addition, the two protective layers are electrically connected to a detection circuit that can monitor an electrical information of the protective layers and detect a physical attack of at least one of the two protective layers, based on the monitored electrical information.

Claims (32)

1 . An integrated circuit device comprising:

a semiconductor substrate layer; and

at least one active layer including electronic components and supported by said semiconductor substrate layer, wherein:

the semiconductor substrate layer and the at least one active layer are sandwiched between two protective layers acting as physical obstacles to prevent passage of radiations and electrically connected to a detection circuit, and

the detection circuit is configured to monitor electrical information of the two protective layers and detect a physical attack of at least one of the two protective layers, based on the monitored electrical information, and the detection circuit is configured to measure a relative value between respective electrical values of the two protective layers, and detect a deviation of the measured relative value from a reference value to detect the physical attack.

2 . The device according to claim 1 , wherein the detection circuit is integrated within the at least one active layer.

3 . The device according to claim 1 , further comprising an electronic protection circuit configured to generate a signal for executing an electronic protection countermeasure, when the physical attack is detected by the detection circuit.

4 . The device according to claim 3 , wherein the electronic protection circuit is integrated within the at least one active layer.

5 . The device according to claim 1 , wherein the two protective layers are configured to prevent the passage of radiations of a group including laser radiations, electromagnetic emanations from the at least one active layer, and electromagnetic radiations produced by an external source.

6 . The device according to claim 1 , wherein the two protective layers are made of metal, a metal alloy, or a semi-conductor material.

7 . The device according to claim 1 , wherein at least one of the two protective layers is a full plate.

8 . The device according to claim 1 , wherein at least one of the two protective layers is made of a bent continuous wire forming parallel lines.

9 . The device according to claim 1 , wherein each of the two protective layers comprises a mosaic of elementary plates electrically connected to the detection circuit.

10 . The device according to claim 1 , wherein the detection circuit is configured to measure a capacitance between the two protective layers, as said electrical information of the two protective layers.

11 . The device according to claim 1 , wherein the detection circuit is configured to measure a difference of electrical resistances between the two protective layers, as said electrical information of the two protective layers.

12 . The device according to claim 1 , wherein the detection circuit is configured to detect the deviation of the measured relative value from the reference value, out of a predefined tolerance range.

13 . The device according to claim 1 , wherein the two protective layers are joined to the semiconductor substrate layer and the at least one active layer, through two respective joining layers functioning as electrical insulators.

14 . A product comprising:

an integrated circuit device that includes:

a semiconductor substrate layer, and

at least one active layer including electronic components and supported by the semiconductor substrate layer, wherein:

the semiconductor substrate layer and the at least one active layer are sandwiched between two protective layers acting as physical obstacles to prevent passage of radiations and electrically connected to a detection circuit, and

the detection circuit is configured to monitor electrical information of the two protective layers and detect a physical attack of at least one of the two protective layers, based on the monitored electrical information, and the detection circuit is configured to measure a relative value between respective electrical values of the two protective layers, and detect a deviation of the measured relative value from a reference value to detect the physical attack.

15 . An integrated circuit device comprising:

a semiconductor substrate layer, wherein:

the semiconductor substrate layer and at least one active layer are sandwiched between two protective layers acting as physical obstacles to prevent passage of radiations and electrically connected to a detection circuit, and

the detection circuit is configured to monitor electrical information of the two protective layers and detect a physical attack of at least one of the two protective layers, based on the monitored electrical information, and the detection circuit is configured to measure a relative value between respective electrical values of the two protective layers, and detect a deviation of the measured relative value from a reference value to detect the physical attack.

16 . The device according to claim 2 , further comprising an electronic protection circuit configured to generate a signal for executing an electronic protection countermeasure, when the physical attack is detected by the detection circuit.

17 . The device according to claim 2 , wherein the two protective layers are configured to prevent the passage of radiations of a group including laser radiations, electromagnetic emanations from the at least one active layer, and electromagnetic radiations produced by an external source.

18 . The device according to claim 3 , wherein the two protective layers are configured to prevent the passage of radiations of a group including laser radiations, electromagnetic emanations from the at least one active layer, and electromagnetic radiations produced by an external source.

19 . The device according to claim 2 , wherein the two protective layers are made of metal, a metal alloy, or a semi-conductor material.

20 . The device according to claim 15 , wherein the relative value corresponds to a capacitance between the two protective layers or corresponds to a difference of electrical resistances between the two protective layers.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 21, 2023
From: PELISSIER, SYLVAIN; AUBRY, PASCAL
To: NAGRAVISION SÀRL
Reel/Frame 063043/0687 →
Priority Claims (1)
EP 20185298 · Jul 10, 2020 · regional
Continuity (1)
Related Publication 20230222251A1 · Jul 13, 2023
References Cited (15)
US 7847581B2 · Lisart · 2010 [cited by examiner]
US 20050092848A1 · Beit-Grogger · 2005 [cited by examiner]
US 20090001821A1 · Walker et al. · 2009 [cited by applicant]
US 20160307855A1 · Charbonnier · 2016 [cited by examiner]
US 20180061781A1 · Petitdidier · 2018 [cited by examiner]
US 20180308808A1 · Kirschner · 2018 [cited by examiner]
US 20190148313A1 · Jullian · 2019 [cited by examiner]
US 20210035924A1 · Best · 2021 [cited by examiner]
EP 3291293A1 · 2018 [cited by applicant]
FR 3035267A1 · 2016 [cited by applicant]
JP 2007227498A · 2007 [cited by applicant]
WO WO2007086046A2 · 2007 [cited by applicant]
WO WO2019055307A1 · 2019 [cited by applicant]
International Search Report & Written Opinion issued Oct. 20, 2021 in PCT/EP2021/069077 filed on Jul. 8, 2021, 14 pages. [cited by applicant]
Extended European Search Report & Written Opinion issued Dec. 23, 2020 in European Application 20 18 5298 filed on Jul. 10, 2020, 7 pages. [cited by applicant]