IP Library › Granted Patent US 12,640,103
Granted Patent B2
US 12,640,103 · App. 18/801,196 · Granted May 26, 2026

Display device and method of driving the same

Inventors: Wonsuk Lee (Paju-si, KR); Hyunjae Lee (Paju-si, KR)
Assignee: LG DISPLAY CO., LTD.
G09G3/3275G09G3/2074G09G3/3258G09G3/3266G09G3/3291G09G2300/0413G09G2310/08G09G2320/0233G09G2320/064G09G2320/0673G09G2320/0686
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,640,103
App. No.
18/801,196
Granted
May 26, 2026
Kind
B2
Abstract

Discussed is a display device having a display panel including a first display area in which sub-pixels are arranged and a second display area in which the sub-pixels are not arranged in at least a portion, a gate driver that supplies at least one gate signal to the first display area and the second display area, and at least one dummy gate line disposed over the second display area, to which no sub-pixels are connected.

Claims (47)

1 . A display device comprising:

a display panel comprising a first display area in which sub-pixels are arranged and a second display area in which the sub-pixels are not arranged in at least a portion;

a plurality of data lines disposed on the display panel;

a gate driver configured to supply at least one gate signal to the first display area and the second display area; and

at least one dummy gate line disposed over the second display area, to which no sub-pixels are connected and arranged to intersect the plurality of data lines.

2 . The display device of claim 1 , further comprising:

a gamma part configured to generate a first area gamma voltage for the first display area and a second area gamma voltage for the second display area; and

a data driver configured to generate data voltages by applying the first area gamma voltage to video data displayed in the first display area and applying the second area gamma voltage to video data displayed in the second display area, and supply the data voltages to the sub-pixels in corresponding areas.

3 . The display device of claim 2 , wherein the gamma part comprises:

a resistor string configured to receive a maximum gamma voltage at one end and a minimum gamma voltage at the other end and divide the maximum gamma voltage and the minimum gamma voltage into a plurality of voltages and output the plurality of voltages;

a minimum and maximum gray level gamma voltage selection part configured to receive the plurality of voltages outputted from the resistor string and select and output a 0 gray level gamma voltage, which is a minimum gray level, a 1 gray level gamma voltage, and a 255 gray level gamma voltage, which is a maximum gray level;

a tap voltage output part configured to supply a plurality of tap voltages; and

a voltage-dividing circuit configured to receive and divide a minimum gray level gamma voltage, a maximum gray level gamma voltage, and the plurality of tap voltages to produce 0 to 255 gray level gamma voltages.

4 . The display device of claim 3 , wherein the resistor string selectively receives a maximum gamma voltage for the first display area and a maximum gamma voltage for the second display area.

5 . The display device of claim 3 , wherein the minimum and maximum gray level gamma voltage selection part selects and outputs a 0 gray level gamma voltage, which is the minimum gray level, a 1 gray level gamma voltage, and a 255 gray level gamma voltage, which is the maximum gray level, in accordance with a selection signal for selecting the first display area or the second display area.

6 . The display device of claim 3 , wherein the tap voltage output part selects and outputs a tap voltage among the plurality of tap voltages in accordance with a selection signal for selecting the first display area or the second display area.

7 . The display device of claim 2 , wherein the display panel further comprises:

the plurality of data lines connected to the data driver,

wherein each the plurality of data lines is disposed to extend through both the first display area and the second display area.

8 . The display device of claim 1 , further comprising:

a power supply configured to generate first display area high-potential power for the first display area and second display area high-potential power for the second display area, and supply the first and second display area high-potential powers to corresponding display areas.

9 . The display device of claim 8 , wherein the power supply part supplies high-potential power of higher potential to either the first display area or the second display area, whichever has fewer sub-pixels.

10 . The display device of claim 1 , wherein the at least one gate signal includes a scan signal and an emission signal.

11 . The display device of claim 10 , wherein the gate driver controls the sub-pixels in the first display area and the sub-pixels in the second display area to have different emission times through the emission signal.

12 . The display device of claim 11 , wherein the gate driver supplies a pulse width modulation control signal so that either the first display area or second display area, whichever has fewer sub-pixels, has a longer emission time.

13 . The display device of claim 1 , wherein the first display area and the second display area differ in a number of sub-pixels per unit area.

14 . The display device of claim 1 , further comprising:

a data driver configured to supply data voltages to the sub-pixels of the first and second display areas through the plurality of data lines,

wherein, while the at least one gate signal is supplied to the at least one dummy gate line, an output data voltage of the data driver transitions from a second data voltage corresponding to the second display area to a first data voltage corresponding to the first display area.

15 . A display device comprising:

a display panel comprising a first display area in which sub-pixels are arranged and a second display area in which the sub-pixels are not arranged in at least a portion;

a plurality of data lines disposed on the display panel; and

at least one dummy gate line disposed between the first display area and the second display area, to which no sub-pixels are connected and arranged to intersect the plurality of data lines,

wherein each of the sub-pixels includes:

a switching transistor connected to a gate line; and

a pixel circuit including a driving transistor that is turned on in response to a data voltage stored in a storage capacitor, and is supplied with a driving current to an organic light-emitting diode, the organic light-emitting diode being configured to emit light in response to the drive current, and being driven in response to the data voltage supplied through the switching transistor.

16 . The display device of claim 15 , further comprising:

a data driver configured to generate data voltages, and supply the data voltages to the sub-pixels in corresponding display areas; and

a power supply part configured to generate first display area high-potential power for the first display area and second display area high-potential power for the second display area, and supply the first and second display area high-potential powers to the corresponding display areas.

17 . The display device of claim 16 , further comprising a scan driver configured to supply a scan signal to the first display area and the second display area.

18 . The display device of claim 17 , wherein the display panel comprises:

the plurality of data lines connected to the data driver and a plurality of gate lines connected to the scan driver; and

the at least one dummy gate line between the first display area and the second display area, to which no sub-pixels are connected.

19 . The display device of claim 17 , wherein the data driver supplies no data voltage by holding video data while the scan signal is supplied to the dummy gate line.

20 . The display device of claim 17 , wherein the scan driver controls the sub-pixels in the first display area and the sub-pixels in the second display area to have different emission times.

21 . The display device of claim 17 , wherein the scan driver supplies a pulse width modulation (PWM) control signal so that that either the first display area or the second display area, whichever has fewer sub-pixels, has a longer emission time.

22 . The display device of claim 16 , wherein the power supply part supplies high-potential power of higher potential to either the first display area or the second display area, whichever has fewer sub-pixels.

Priority Claims (1)
KR 10-2018-0137504 · Nov 9, 2018 · national
Continuity (3)
Continuation 17863230 · Jul 12, 2022
Continuation 16665918 · Oct 28, 2019
Related Publication 20240404477A1 · Dec 5, 2024
References Cited (41)
US 8519925B2 · Phan · 2013 [cited by applicant]
US 8698859B2 · DeLuca · 2014 [cited by applicant]
US 9129347B2 · Deluca · 2015 [cited by examiner]
US 9785269B2 · Lee et al. · 2017 [cited by applicant]
US 10529269B2 · Moon et al. · 2020 [cited by applicant]
US 11322088B2 · Matsueda · 2022 [cited by examiner]
US 12087236B2 · Lee · 2024 [cited by examiner]
US 20020080313A1 · Lim · 2002 [cited by applicant]
US 20020126112A1 · Kato · 2002 [cited by examiner]
US 20020167531A1 · Baudisch · 2002 [cited by applicant]
US 20040227703A1 · Lamvik · 2004 [cited by examiner]
US 20050134549A1 · Kamiya et al. · 2005 [cited by applicant]
US 20060050029A1 · Toyoda et al. · 2006 [cited by applicant]
US 20060146035A1 · Cha · 2006 [cited by examiner]
US 20060158588A1 · Uh · 2006 [cited by examiner]
US 20100253664A1 · Byun et al. · 2010 [cited by applicant]
US 20110050751A1 · Park et al. · 2011 [cited by applicant]
US 20110187754A1 · Yoo · 2011 [cited by applicant]
US 20120002802A1 · Brieskom et al. · 2012 [cited by applicant]
US 20130293526A1 · Igawa · 2013 [cited by applicant]
US 20140332830A1 · Fan et al. · 2014 [cited by applicant]
US 20150042546A1 · Ahn et al. · 2015 [cited by applicant]
US 20150091953A1 · Wu · 2015 [cited by applicant]
US 20150187275A1 · Park et al. · 2015 [cited by applicant]
US 20160049113A1 · Park · 2016 [cited by applicant]
US 20170076654A1 · Wang · 2017 [cited by examiner]
US 20170316744A1 · Oh · 2017 [cited by examiner]
US 20180129328A1 · Park et al. · 2018 [cited by applicant]
US 20190035323A1 · Jian · 2019 [cited by examiner]
US 20200234634A1 · Li · 2020 [cited by examiner]
US 20220014942A1 · Ying et al. · 2022 [cited by applicant]
US 20220157236A1 · Feng et al. · 2022 [cited by applicant]
CN 1953027A · 2007 [cited by applicant]
CN 107342053A · 2017 [cited by applicant]
CN 107741797A · 2018 [cited by applicant]
CN 108766347A · 2018 [cited by applicant]
JP 200794089A · 2007 [cited by applicant]
KR 1020130066752A · 2013 [cited by applicant]
KR 1020170124684A · 2017 [cited by applicant]
KR 1020170136128A · 2017 [cited by applicant]
KR 1020180002430A · 2018 [cited by applicant]