IP Library › Granted Patent US 12,652,820
Granted Patent B2
US 12,652,820 · App. 17/874,525 · Granted Jun 9, 2026

Backside contact

Inventors: Li-Zhen Yu (Hsinchu, TW); Huan-Chieh Su (Changhua County, TW); Lin-Yu Huang (Hsinchu, TW); Kuan-Lun Cheng (Hsin-Chu, TW); Chih-Hao Wang (Hsinchu County, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
H10D30/62H10D30/024H10D30/0291H10D62/151H10P14/3411
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,652,820
App. No.
17/874,525
Granted
Jun 9, 2026
Kind
B2
Abstract

A semiconductor structure and a method of forming the same are provided. In an embodiment, a semiconductor structure includes an epitaxial source feature and an epitaxial drain feature, a vertical stack of channel members disposed over a backside dielectric layer, the vertical stack of channel members extending between the epitaxial source feature and the epitaxial drain feature along a direction, a gate structure wrapping around each of the vertical stack of channel members, and a backside source contact disposed in the backside dielectric layer. The backside source contact includes a top portion adjacent the epitaxial source feature and a bottom portion away from the epitaxial source feature. The top portion and the bottom portion includes a step width change along the direction.

Claims (61)

1 . A method, comprising:

forming, over a substrate, a stack including a plurality of channel layers interleaved by a plurality of sacrificial layers;

patterning the stack and the substrate to form a fin-shaped structure;

forming a source opening and a drain opening;

depositing a dummy epitaxial feature in the source opening and the drain opening;

forming a source feature in the source opening and a drain feature in the drain opening, the source feature and the drain feature being disposed over the dummy epitaxial feature;

anisotropically etching the substrate to form a backside contact opening exposing the dummy epitaxial feature over the source feature;

selectively and isotropically etching the dummy epitaxial feature; and

forming a backside source contact in the backside contact opening to couple to the source feature.

2 . The method of claim 1 , wherein the anisotropically etching comprises use of hydrogen bromide, oxygen or chlorine.

3 . The method of claim 1 , wherein the selectively and isotropically etching comprises use of fluorine and hydrogen fluoride.

4 . The method of claim 1 , further comprising:

before the forming of the source feature and the drain feature, depositing an epitaxial layer over the dummy epitaxial feature.

5 . The method of claim 4 , further comprising:

before the forming of the backside source contact, depositing a dielectric barrier layer over the source opening; and

etching back the dielectric barrier layer,

wherein the etching back also removes the epitaxial layer over the source feature.

6 . A method, comprising:

forming, over a substrate, a stack including a plurality of channel layers interleaved by a plurality of sacrificial layers;

patterning the stack and the substrate to form a fin-shaped structure that includes a stack portion patterned from the stack and a base portion patterned from the substrate;

forming a source opening and a drain opening through the stack portion;

depositing a dummy epitaxial feature in the source opening and the drain opening;

forming a source feature in the source opening and a drain feature in the drain opening, the source feature and the drain feature being disposed over the dummy epitaxial feature;

anisotropically etching the substrate to form a backside contact opening exposing the dummy epitaxial feature over the source feature;

selectively and isotropically etching the dummy epitaxial feature; and

forming a backside source contact in the backside contact opening to couple to the source feature,

wherein a composition of the dummy epitaxial feature is different from a composition of the substrate.

7 . The method of claim 6 , wherein the dummy epitaxial feature comprises silicon germanium.

8 . The method of claim 6 , further comprising:

forming an isolation feature over the substrate to interface sidewalls of the base portion.

9 . The method of claim 8 , wherein the dummy epitaxial feature is deposited such that a top surface of the dummy epitaxial feature does not rise above a top surface of the isolation feature.

10 . The method of claim 6 , wherein the anisotropically etching comprises use of hydrogen bromide, oxygen or chlorine.

11 . The method of claim 6 , wherein the selectively and isotropically etching comprises use of fluorine and hydrogen fluoride.

12 . The method of claim 6 , further comprising:

before the forming of the backside source contact, depositing a dielectric barrier layer over the source opening; and

etching back the dielectric barrier layer to expose the source feature in the backside contact opening.

13 . The method of claim 12 , wherein the dielectric barrier layer comprises silicon nitride.

14 . The method of claim 6 , wherein the forming of the backside source contact comprises:

forming a silicide feature over and interfacing the source feature; and

depositing a metal fill layer over the silicide feature.

15 . The method of claim 14 ,

wherein the silicide feature comprises titanium silicide (TiSi), titanium silicon nitride (TiSiN), tantalum silicide (TaSi), tungsten silicide (WSi), cobalt silicide (CoSi), or nickel silicide (NiSi),

wherein the metal fill layer comprises tungsten (W), ruthenium (Ru), copper (Cu), cobalt (Co), titanium (Ti), titanium nitride (TiN), tantalum (Ta), titanium nitride (TaN), molybdenum (Mo), or nickel (Ni).

16 . A method, comprising:

forming, over a substrate, a stack including a plurality of channel layers interleaved by a plurality of sacrificial layers;

patterning the stack and the substrate to form a fin-shaped structure that includes a stack portion patterned from the stack and a base portion patterned from the substrate;

forming a source opening and a drain opening through the stack portion, the source opening and the drain opening partially extending into the base portion;

depositing a dummy epitaxial feature in the source opening and the drain opening;

forming a source feature in the source opening and a drain feature in the drain opening, the source feature and the drain feature being disposed over the dummy epitaxial feature;

forming a patterned hard mask over the substrate, the patterned hard mask comprising an opening vertically aligned with the source feature;

anisotropically etching the substrate using the patterned hard mask as an etch mask to form a backside contact opening exposing the dummy epitaxial feature over the source feature;

selectively and isotropically etching the dummy epitaxial feature; and

forming a backside source contact in the backside contact opening to couple to the source feature.

17 . The method of claim 16 , wherein a composition of the dummy epitaxial feature is different from a composition of the substrate.

18 . The method of claim 16 , wherein the dummy epitaxial feature comprises silicon germanium.

19 . The method of claim 16 , further comprising:

forming an isolation feature over the substrate to interface sidewalls of the base portion,

wherein the source feature and the drain feature.

20 . The method of claim 16 , further comprising:

before the forming of the backside source contact, depositing a dielectric barrier layer over the source opening; and

etching back the dielectric barrier layer to expose the source feature in the backside contact opening.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 27, 2022
From: YU, LI-ZHEN; SU, HUAN-CHIEH; HUANG, LIN-YU; CHENG, KUAN-LUN; WANG, CHIH-HAO
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 060639/0792 →
Continuity (3)
Division 17112293 · Dec 4, 2020
Provisional Application 63072476 · Aug 31, 2020
Related Publication 20220367705A1 · Nov 17, 2022
References Cited (22)
US 7825472B2 · Park · 2010 [cited by applicant]
US 9780210B1 · Goktepeli · 2017 [cited by applicant]
US 10797139B2 · Morrow et al. · 2020 [cited by applicant]
US 10886217B2 · Morrow · 2021 [cited by examiner]
US 11081559B1 · Liang · 2021 [cited by examiner]
US 20070296002A1 · Liang · 2007 [cited by applicant]
US 20140264280A1 · Kim · 2014 [cited by applicant]
US 20160284821A1 · Kim · 2016 [cited by applicant]
US 20180175034A1 · Goktepeli · 2018 [cited by examiner]
US 20200091348A1 · Guhu et al. · 2020 [cited by applicant]
US 20200294998A1 · Lilak · 2020 [cited by examiner]
US 20200381525A1 · Morrow · 2020 [cited by examiner]
DE 112015006959 · 2018 [cited by applicant]
KR 20190015269 · 2019 [cited by applicant]
KR 20190036533 · 2019 [cited by applicant]
TW 201817011A · 2018 [cited by applicant]
WO 2018004653A1 · 2018 [cited by applicant]
WO 2018031175A1 · 2018 [cited by applicant]
Liao, Yi-Bo, et al., “Source/Drain Contact Structure”, U.S. Appl. No. 17/093,230, filed Nov. 9, 2020, Assignee: Taiwan Semiconductor Manufacturing Co., Ltd., 50 pages specification, 57 pages drawings. [cited by applicant]
Lung-Kun Chu, et al., “Self-Aligned Backside Source Contact Structure”, U.S. Appl. No. 17/016,109 filed Sep. 9, 2020, Assignee: Taiwan Semiconductor Manufacturing Co. Ltd., 31 pages specification, 17 pages drawings. [cited by applicant]
Huan-Chieh Su, et al., “Backside Power Rail and Methods of Forming the Same”, U.S. Appl. No. 16/901,963, Assignee: Taiwan Semiconductor Manufacturing Co., Ltd., 29 pages specification, 22 pages drawings. [cited by applicant]
Pei-Wei Wang, et al., “Method of Forming Backside Power Rails”, U.S. Appl. No. 17/037,274, Assignee: Taiwan Semiconductor Manufacturing Company, Ltd., 29 pages specification, 16 pages drawings. [cited by applicant]