IP Library › Granted Patent US 12,657,441
Granted Patent B2
US 12,657,441 · App. 17/007,331 · Granted Jun 16, 2026

Spiking neural network device that updates synaptic weight based on output frequency and learning method of spiking neural network device

Inventors: Yoshifumi Nishi (Yokohama Kanagawa, JP); Kumiko Nomura (Tokyo, JP); Takao Marukame (Tokyo, JP); Koichi Mizushima (Kamakura Kanagawa, JP)
Assignee: Kabushiki Kaisha Toshiba
G06N3/063G06N3/047G06N3/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,657,441
App. No.
17/007,331
Granted
Jun 16, 2026
Kind
B2
Abstract

A spiking neural network device according to an embodiment includes a synaptic element, a neuron circuit, a determinator, a synaptic depressor, and a synaptic potentiator. The synaptic element has a variable weight and outputs, in response to input of a first spike signal, a synaptic signal having intensity adjusted in accordance with the weight. The neuron circuit outputs a second spike signal in a case where the synaptic signal is inputted and a predetermined firing condition for the synaptic signal is satisfied. The determinator determines whether or not the weight is to be updated on a basis of an output frequency of the second spike signal by the neuron circuit. The synaptic depressor performs depression operation for depressing the weight in a case where it is determined that the weight is to be updated. The synaptic potentiator performs potentiating operation for potentiating the weight.

Claims (30)

1 . A spiking neural network device comprising:

a synaptic circuit configured to have a variable weight, and configured to output, in response to input of a first spike signal, a synaptic signal whose intensity is adjusted in accordance with the weight;

a neuron circuit configured to input the synaptic signal and output a second spike signal in a case where an integrated value of the inputted synaptic signal exceeds a first threshold;

a determination circuit configured to determine whether or not the weight is to be updated on a basis of an output frequency that is a frequency of outputting the second spike signal by the neuron circuit, the output frequency being defined with a variable that increases each time the neuron circuit outputs the second spike signal;

a synaptic depression circuit configured to perform depression operation for depressing the weight in a case where it is determined that the weight is to be updated; and

a synaptic potentiation circuit configured to perform potentiating operation for potentiating the weight,

wherein the determination circuit determines that the weight is to be updated in a case where the output frequency is equal to or greater than a second threshold.

2 . The spiking neural network device according to claim 1 ,

wherein the output frequency decreases with time.

3 . The spiking neural network device according to claim 1 ,

wherein the synaptic depression circuit performs the depression operation in a case where it is determined that the weight is to be updated and the neuron circuit outputs the second spike signal.

4 . The spiking neural network device according to claim 1 ,

wherein the synaptic potentiation circuit performs the potentiating operation in a case where a predetermined potentiating condition is satisfied.

5 . The spiking neural network device according to claim 4 ,

wherein the synaptic potentiation circuit performs the potentiating operation in a case where the determination circuit determines that the weight is to be updated and the potentiating condition is satisfied.

6 . The spiking neural network device according to claim 1 ,

wherein the synaptic circuit includes a storage element for storing a value of the weight by a resistance value and a metal oxide semiconductor (MOS) transistor.

7 . The spiking neural network device according to claim 6 ,

wherein the storage circuit has a plurality of resistance states and transition between the plurality of resistance states is stochastic.

8 . The spiking neural network device according to claim 6 ,

wherein the synaptic circuit further includes a diode for connecting the MOS transistor and the storage element to each other.

9 . A learning method of a spiking neural network device,

the spiking neural network device including

a synaptic circuit configured to have a variable weight, and configured to output, in response to input of a first spike signal, a synaptic signal whose intensity is adjusted in accordance with the weight, and

a neuron circuit configured to input the synaptic signal and output a second spike signal in a case where an integrated value of the inputted synaptic signal exceeds a first threshold,

the learning method comprising:

a determination step of determining whether or not the weight is to be updated on a basis of an output frequency that is a frequency of outputting the second spike signal by the neuron circuit, the output frequency being defined with a variable that increases each time the neuron circuit outputs the second spike signal;

a synapse depressing step of performing depression operation for depressing the weight in a case where it is determined that the weight is to be updated; and

a synapse potentiating step of performing potentiating operation for potentiating the weight,

wherein the determination step includes a step of determining that the weight is to be updated in a case where the output frequency is equal to or greater than a second threshold.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2020
From: NISHI, YOSHIFUMI; NOMURA, KUMIKO; MARUKAME, TAKAO; MIZUSHIMA, KOICHI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 054631/0138 →
Priority Claims (1)
JP 2020-035917 · Mar 3, 2020 · national
Continuity (1)
Related Publication 20210279559A1 · Sep 9, 2021
References Cited (10)
US 20140365416A1 · Kim · 2014 [cited by examiner]
US 20180260696A1 · Suda · 2018 [cited by examiner]
US 20180322384A1 · Augustine · 2018 [cited by examiner]
US 20190138900A1 · Linares-Barranco · 2019 [cited by examiner]
US 20190213472A1 · Park · 2019 [cited by examiner]
WO WO20191254419A1 · 2019 [cited by applicant]
Boybat, I. et al., “Neuromorphic computing with multi-memristive synapses”, https://www.nature.com/articles/s41467-018-04933-y (Year: 2018). [cited by examiner]
Sidler et al., “Unsupervised Learning Using Phase-Change Synapses and Complementary Patterns,” International Symposium on Artificial Neural Networks, pp. 281-288 (2017). [cited by applicant]
Chicca et al., “Neuromorphic Electronic Circuits for Building Autonomous Cognitive Systems,” IEEE Proc., 102:1367-88 (Sep. 2014). [cited by applicant]
T. Adachi et al., “A Memristor-based Synaptic Device having an Asymmetric STDP Time Window,” IEICE Technical Report, vol. 1111, No. 106, pp. 65-70 (2011) and translation, 7 pages. [cited by applicant]