IP Library › Granted Patent US 12,658,146
Granted Patent B2
US 12,658,146 · App. 18/972,629 · Granted Jun 16, 2026

Display device

Inventor: Se Byung Chae (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
G09G3/3291G09G3/32G09G3/3208G09G3/3233G09G2300/0842G09G2310/027G09G2310/0291G09G2320/02G09G2320/0276G09G2330/028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,658,146
App. No.
18/972,629
Granted
Jun 16, 2026
Kind
B2
Abstract

A data driver includes: a first amplifier which outputs a first reference voltage; a first booster circuit including an input terminal connected to a first input terminal of the first amplifier, and an output terminal connected to a second input terminal of the first amplifier; a second amplifier which outputs a second reference voltage; a resistance string which receives the first and second reference voltages, and generate gamma voltages which are intermediate voltages between the first and second reference voltages; a digital-analog converter which outputs a gamma voltage corresponding to a gray scale of the pixel among the gamma voltages; and a source amplifier which outputs the gamma voltage as the data voltage.

Claims (36)

1 . A data driver comprising:

a first amplifier which outputs a first reference voltage;

a first resistor comprising a first electrode connected to a first input terminal of the first amplifier, and a second electrode;

a second resistor comprising a first electrode connected to a second input terminal of the first amplifier, and a second electrode;

a first booster circuit comprising an input terminal connected to the second electrode of the first resistor, and an output terminal connected to the second electrode of the second resistor;

a second amplifier which outputs a second reference voltage;

a resistance string which receives the first reference voltage and the second reference voltage, and generate gamma voltages that are intermediate voltages between the first reference voltage and the second reference voltage;

a digital-analog converter which outputs a gamma voltage corresponding to a gray scale of a pixel among the gamma voltages; and

a source amplifier which outputs the gamma voltage as a data voltage.

2 . The data driver according to claim 1 , wherein

when a voltage of the input terminal of the first booster circuit increases, source current is generated from the output terminal of the first booster circuit, and

when the voltage of the input terminal of the first booster circuit decreases, sink current is generated from the output terminal of the first booster circuit.

3 . The data driver according to claim 2 ,

wherein the first input terminal of the first amplifier comprises a non-inverting terminal, and

wherein the second input terminal of the first amplifier comprises an inverting terminal.

4 . The data driver according to claim 1 , wherein the first booster circuit comprises:

a first transistor comprising a gate electrode connected to the input terminal of the first booster circuit, a first electrode which receives a high voltage, and a second electrode connected to the output terminal of the first booster circuit; and

a second transistor comprising a gate electrode connected to the input terminal of the first booster circuit, a first electrode connected to the output terminal of the first booster circuit, and a second electrode which receives a low voltage.

5 . The data driver according to claim 4 ,

wherein the first transistor comprises an N-type transistor, and

wherein the second transistor comprises a P-type transistor.

6 . The data driver according to claim 4 , further comprising:

a third resistor comprising a first electrode connected to a first input terminal of the second amplifier, and a second electrode;

a fourth resistor comprising a first electrode connected to a second input terminal of the second amplifier, and a second electrode; and

a second booster circuit comprising an input terminal connected to the second electrode of the third resistor, and an output terminal connected to the second electrode of the fourth resistor.

7 . The data driver according to claim 6 , wherein

when a voltage of the input terminal of the second booster circuit increases, source current is generated from the output terminal of the second booster circuit, and

when the voltage of the input terminal of the second booster circuit decreases, sink current is generated from the output terminal of the second booster circuit.

8 . The data driver according to claim 7 ,

wherein the first input terminal of the second amplifier is a non-inverting terminal, and

wherein the second input terminal of the second amplifier is an inverting terminal.

9 . The data driver according to claim 6 , wherein the second booster circuit comprises:

a third transistor comprising a gate electrode connected to the input terminal of the second booster circuit, a first electrode which receives a high voltage, and a second electrode connected to the output terminal of the second booster circuit; and

a fourth transistor comprising a gate electrode connected to the input terminal of the second booster circuit, a first electrode connected to the output terminal of the second booster circuit, and a second electrode which receives a low voltage,

wherein the third transistor is an N-type transistor, and

wherein the fourth transistor is a P-type transistor.

Priority Claims (1)
KR 10-2022-0036858 · Mar 24, 2022 · national
Continuity (2)
Division 18124975 · Mar 22, 2023
Related Publication 20250104655A1 · Mar 27, 2025
References Cited (9)
US 10049618B2 · Jeong · 2018 [cited by applicant]
US 11462146B2 · Chae et al. · 2022 [cited by applicant]
US 20090096816A1 · Kamijo · 2009 [cited by examiner]
US 20090096818A1 · Nishimura · 2009 [cited by examiner]
US 20150325200A1 · Rho et al. · 2015 [cited by applicant]
US 20220122542A1 · Kim et al. · 2022 [cited by applicant]
KR 102306070B1 · 2021 [cited by applicant]
KR 1020220100778A · 2022 [cited by applicant]
WO 2021195909A1 · 2021 [cited by applicant]