IP Library › Granted Patent US 12,658,915
Granted Patent B2
US 12,658,915 · App. 17/961,619 · Granted Jun 16, 2026

Bidirectional GaN FET with single gate

Inventors: Wen-Chia Liao (Torrance, CA); Jianjun Cao (Torrance, CA); Robert Beach (La Crescenta, CA); Zhikai Tang (Torrance, CA); Edward Lee (Torrance, CA)
Assignee: Efficient Power Conversion Corporation
H03K17/6871H10D8/051H10D62/8503H10D64/111
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,658,915
App. No.
17/961,619
Granted
Jun 16, 2026
Kind
B2
Abstract

A bidirectional GaN FET with a single gate formed by integrating a single-gate bidirectional GaN FET in parallel with a bidirectional device formed of two back-to-back GaN FETs with a common source. The single-gate bidirectional GaN FET occupies most of the integrated circuit die, such that the integrated device has a low channel resistance, while also capturing the advantages of a back-to-back bidirectional GaN FET device.

Claims (17)

1 . A bidirectional GaN FET switch with a single gate, comprising:

a substrate, a GaN layer on the substrate, an AlGaN layer on the GaN layer, a first power electrode and a second power electrode, a third power electrode and a gate, wherein the bidirectional GaN FET switch is formed of a first sub-switch and a second sub-switch integrated together in the bidirectional GaN FET switch on a die having an area and connected in parallel in an equivalent circuit, wherein:

the first sub-switch comprises a single gate GaN field effect transistor (FET), wherein the first and the second power electrodes serve as source/drain electrodes and wherein the gate is centrally located between the first and second power electrodes, whereby the gate is spaced an equal distance from the first and second power electrodes;

the second sub-switch comprises a first GaN FET and a second GaN FET connected in a back-to-back configuration having a common gate, wherein the third power electrode acts as a common source, and wherein the first power electrode and the second power electrode serve as the respective drain electrode of the first GaN FET and the second GaN FET; and

the gate of the single gate GaN FET of the first sub-switch is electrically connected to the common gate of the first and second back-to-back GaN FETs of the second sub-switch to form the single gate of the bidirectional GaN FET switch;

wherein the first sub-switch occupies most of the die area, and the second sub-switch occupies only a small percentage of the die area, such that current passing through the bidirectional GaN FET switch, when the switch is ON, flows primarily under the single gate of the first sub-switch.

2 . The bidirectional GaN FET switch of claim 1 , wherein the substrate is electrically connected to the single gate.

3 . The bidirectional GaN FET switch of claim 1 , wherein the substrate is electrically connected to the common source of the second sub-switch.

4 . The bidirectional GaN FET switch of claim 1 , further comprising at least one field plate, wherein the at least one field plate is connected to the common source of the second sub-switch.

5 . The bidirectional GaN FET switch of claim 2 , further comprising a protection circuitry between the common source of the second sub-switch and the single gate, which is electrically connected to the substrate, to protect the single gate from an overvoltage.

6 . The bidirectional GaN FET switch of claim 1 , wherein the substrate is electrically connected to the power electrodes of the first sub-switch by respective diodes.

7 . The bidirectional GaN FET switch of claim 6 , further comprising a Zener diode connected between each respective diode and the single gate of the bidirectional GaN FET switch to provide overvoltage protection for the single gate.

8 . The bidirectional GaN FET switch of claim 1 , wherein the substrate is electrically connected to the power terminals of the first sub-switch by an active circuit comprising a comparator connected to first and second transistors which are respectively connected between the first and second power electrodes and the substrate, wherein the comparator is configured to:

compare electrical potentials of the first and second power electrodes; and

turn on the one of the first and second transistors corresponding to the power electrode having a lower potential.

9 . The bidirectional GaN FET switch of claim 1 , wherein the substrate is connected to ground.

10 . The bidirectional GaN FET switch of claim 1 , further comprising a voltage divider electrically connected between the single gate and ground, the voltage divider being electrically connected to the substrate, such that the substrate has a potential which follows a potential of the single gate at a fraction of the potential of the single gate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2022
From: LIAO, WEN-CHIA; CAO, JIANJUN; BEACH, ROBERT; TANG, ZHIKAI; LEE, EDWARD
To: EFFICIENT POWER CONVERSION CORPORATION
Reel/Frame 061344/0154 →
Continuity (2)
Provisional Application 63253641 · Oct 8, 2021
Related Publication 20230111542A1 · Apr 13, 2023
References Cited (39)
US 6965253B1 · Chen et al. · 2005 [cited by applicant]
US 7465997B2 · Kinzer et al. · 2008 [cited by applicant]
US 7875907B2 · Honea et al. · 2011 [cited by applicant]
US 8604512B2 · Morita · 2013 [cited by applicant]
US 8890168B2 · Lidow et al. · 2014 [cited by applicant]
US 9048837B2 · Hirose et al. · 2015 [cited by applicant]
US 9761284B1 · Hulub et al. · 2017 [cited by applicant]
US 9847394B2 · Prechtl et al. · 2017 [cited by applicant]
US 10033296B1 · Lee · 2018 [cited by examiner]
US 10128228B1 · Gao · 2018 [cited by examiner]
US 20060071295A1 · Chang · 2006 [cited by applicant]
US 20100259321A1 · Tserng et al. · 2010 [cited by applicant]
US 20120153300A1 · Lidow · 2012 [cited by examiner]
US 20120280280A1 · Zhang · 2012 [cited by examiner]
US 20140087673A1 · Mostov et al. · 2014 [cited by applicant]
US 20140374766A1 · Bahl et al. · 2014 [cited by applicant]
US 20150014701A1 · Briere · 2015 [cited by applicant]
US 20160218189A1 · Oasa · 2016 [cited by examiner]
US 20170103978A1 · Preschtl et al. · 2017 [cited by applicant]
US 20180374943A1 · Liu · 2018 [cited by examiner]
US 20190207590A1 · Lueders · 2019 [cited by examiner]
US 20210408273A1 · Wu · 2021 [cited by examiner]
US 20230111542A1 · Liao et al. · 2023 [cited by applicant]
US 20240170979A1 · Zhang · 2024 [cited by examiner]
CN 202110867195X · 2021 [cited by examiner]
CN 114402434A · 2022 [cited by applicant]
DE 102015117394B2 · 2020 [cited by applicant]
EP 3562040A1 · 2019 [cited by applicant]
EP 4362266A1 · 2024 [cited by applicant]
JP 2020068215A · 2020 [cited by applicant]
JP 7128715B2 · 2022 [cited by applicant]
TW 201301758A · 2013 [cited by applicant]
TW 201521360A · 2015 [cited by applicant]
WO WO2022068835A1 · 2022 [cited by examiner]
Zhang et al. High electron mobility transistor HEMT device, wafer packaging device, and electronic device, 2022, machine translation of WO 2022068835A1, pp. 1-32. (Year: 2022). [cited by examiner]
International Search Report and Written Opinion dated Jan. 16, 2023 from corresponding PCT/US2022/077731. [cited by applicant]
T. Morita et al., “650 V 3.1m′Ωcm [cited by applicant]
Y. Shi et al., “A GaN enhancement-mode reverse blocking MISHEMT with MIS field-effect drain for bidirectional switch”, [cited by applicant]
Y. Shi et al., “A non-Ohmic normally-off GaN monolithic bidirectional switch with MIS field effect schottky tunnel junction”, [cited by applicant]