IP Library › Granted Patent US 12,659,200
Granted Patent B2
US 12,659,200 · App. 18/644,936 · Granted Jun 16, 2026

Digital signal symbol decision generation with corresponding confidence level

Inventors: Oz Harel (Ness Ziona, IL); Hananel Faig (Jerusalem, IL); Yair Yakoby (Kfar Shmuel, IL)
Assignee: Mellanox Technologies, Ltd.
H04L25/03987H04L1/0054H04L1/203H04L27/01
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,659,200
App. No.
18/644,936
Granted
Jun 16, 2026
Kind
B2
Abstract

A receiver to generate a first vector of a first sequence of a portion of symbols of a signal. The receiver further generates a second vector of a second sequence of the portion of symbols, wherein the second sequence comprises a flipped version of the first sequence. Based at least in part on the first vector and the second vector, a decision including a sequence of one or more bits that represent at least a portion of the signal and a confidence level corresponding to the decision are generated.

Claims (39)

1 . A digital receiver comprising:

a first component to receive a signal; and

a second component to:

generate a first vector of a first sequence of a portion of symbols of the signal;

generate a second vector of a second sequence of the portion of symbols; and

generate, based at least in part on the first vector and the second vector, a decision comprising a sequence of one or more bits that represent a first symbol of the portion of symbols of the signal and a confidence level corresponding to the decision.

2 . The digital receiver of claim 1 , wherein the second sequence comprises a flipped version of the first sequence.

3 . The digital receiver of claim 1 , wherein the second component further comprises:

a first decoder to generate a first set of state probabilities corresponding to the first vector; and

a second decoder to generate a second set of state probabilities corresponding to the second vector.

4 . The digital receiver of claim 3 , the second component further to calculate a state probabilities vector based on the first set of state probabilities and the second set of state probabilities.

5 . The digital receiver of claim 4 , wherein the second component further comprises a third decoder to generate, based on the state probabilities vector, a set of symbol probabilities corresponding to the portion of symbols, and wherein the decision is generated based on the state probabilities vector.

6 . The digital receiver of claim 1 , wherein the second component executes a Viterbi algorithm comprising a set of states.

7 . The digital receiver of claim 1 , wherein the decision further comprises an additional sequence of one or more bits that represent a second symbol of the portion of symbols of the signal.

8 . The digital receiver of claim 1 , wherein the portion of the symbols comprises a first subset of symbols of a first input block.

9 . The digital receiver of claim 8 , wherein the portion of the symbols further comprises a second subset of symbols of a first overlap block received prior to the first input block.

10 . The digital receiver of claim 9 , wherein the portion of the symbols further comprises a third subset of symbols of a second overlap block received after the first input block.

11 . A circuit to perform operations comprising:

generating a first vector of a first sequence of a portion of symbols of a signal;

generating a second vector of a second sequence of the portion of symbols; and

generating, based at least in part on the first vector and the second vector, a decision comprising a sequence of one or more bits that represent a first symbol of the portion of symbols of the signal and a confidence level corresponding to the decision.

12 . The circuit of claim 11 , wherein the second sequence comprises a flipped version of the first sequence.

13 . The circuit of claim 11 , the operations further comprising:

generating a first set of state probabilities corresponding to the first vector; and

generating a second set of state probabilities corresponding to the second vector.

14 . The circuit of claim 13 , the operations further comprising calculating a state probabilities vector based on the first set of state probabilities and the second set of state probabilities.

15 . The circuit of claim 14 , the operations further comprising generating, based on the state probabilities vector, a set of symbol probabilities corresponding to the portion of symbols.

16 . The circuit of claim 11 , the operations further comprising generating an equalized signal based on the signal, wherein the equalized signal is a partial response equalized signal.

17 . A method comprising:

generating a first vector of a first sequence of a portion of symbols of a signal;

generating a second vector of a second sequence of the portion of symbols; and

generating, based at least in part on the first vector and the second vector, a decision comprising a sequence of one or more bits that represent a first symbol of the portion of symbols of the signal and a confidence level corresponding to the decision.

18 . The method of claim 17 , wherein the second sequence comprises a flipped version of the first sequence.

19 . The method of claim 17 , further comprising:

generating a first set of state probabilities corresponding to the first vector; and

generating a second set of state probabilities corresponding to the second vector.

20 . The method of claim 19 , further comprising further comprising:

calculating a state probabilities vector based on the first set of state probabilities and the second set of state probabilities; and

generating, based on the state probabilities vector, a set of symbol probabilities corresponding to the portion of symbols.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2024
From: HAREL, OZ; FAIG, HANANEL; YAKOBY, YAIR
To: MELLANOX TECHNOLOGIES, LTD.
Reel/Frame 067220/0296 →
Continuity (2)
Continuation 17850406 · Jun 27, 2022
Related Publication 20240283680A1 · Aug 22, 2024
References Cited (9)
US 8175071B2 · Nam et al. · 2012 [cited by applicant]
US 10491432B1 · Medra · 2019 [cited by examiner]
US 10700797B2 · Jacob · 2020 [cited by applicant]
US 12244441B2 · Maunder · 2025 [cited by examiner]
US 20040187066A1 · Ichihara et al. · 2004 [cited by applicant]
US 20140321525A1 · Eliaz et al. · 2014 [cited by applicant]
US 20180351776A1 · Cao et al. · 2018 [cited by applicant]
US 20220418008A1 · Decurninge · 2022 [cited by examiner]
Fettweis G., et al., “Feedforward Architectures for Parallel Viterbi Decoding,” Journal of VLSI Signal Processing, Kluwer Academic Publishers, Boston, Manufactured in the Netherlands, 1991, vol. 3, pp. 105-119. [cited by applicant]