IP Library › Granted Patent US 12,660,387
Granted Patent B2
US 12,660,387 · App. 18/255,312 · Granted Jun 16, 2026

Display panel including light-shielding layer and display apparatus

Inventors: Taofeng Xie (Beijing, CN); Yuanjie Xu (Beijing, CN); Shuang Li (Beijing, CN); Yao Huang (Beijing, CN)
Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
H10H20/855H10H20/857H10D86/441H10D86/60H10W90/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,660,387
App. No.
18/255,312
Granted
Jun 16, 2026
Kind
B2
Abstract

A display panel has a display region, the display region includes a main display region and a secondary display region, and the main display region surrounds at least part of the secondary display region. The display panel includes: a base substrate at least located in the display region; a pixel circuit layer located on a side of the base substrate and at least located in the display region, the pixel circuit layer including a plurality of surrounding pixel circuits, the plurality of surrounding pixel circuits being located in the main display region and at least partially surrounding the secondary display region; and a light-shielding layer located in the main display region and between the base substrate and the pixel circuit layer, an orthographic projection of the light-shielding layer on the base substrate at least partially overlapping an orthographic projection of the plurality of surrounding pixel circuits on the base substrate.

Claims (44)

1 . A display panel having a display region, the display region including a main display region and a secondary display region, and the main display region surrounding at least part of the secondary display region;

the display panel comprising:

a base substrate at least located in the display region;

a pixel circuit layer located on a side of the base substrate and at least located in the display region, the pixel circuit layer including a plurality of surrounding pixel circuits, the plurality of surrounding pixel circuits being located in the main display region and at least partially surrounding the secondary display region; and

a light-shielding layer located in the main display region and between the base substrate and the pixel circuit layer, an orthographic projection of the light-shielding layer on the base substrate at least partially overlapping with an orthographic projection of the plurality of surrounding pixel circuits on the base substrate;

wherein the light-shielding layer includes a plurality of light-shielding patterns;

an orthographic projection of at least part of a surrounding pixel circuit on the base substrate is located within an orthographic projection of a light-shielding pattern on the base substrate;

the plurality of surrounding pixel circuits are arranged in a plurality of columns in a first direction and in a plurality of rows in a second direction; and

in some surrounding pixel circuits located on a same side of the secondary display region, light-shielding patterns corresponding to at least two surrounding pixel circuits adjacent in the first direction are not connected, or light-shielding patterns corresponding to at least two surrounding pixel circuits adjacent in the second direction are not connected.

2 . The display panel according to claim 1 , wherein the surrounding pixel circuit includes a driving transistor; and

an orthographic projection of an active layer of the driving transistor on the base substrate is located within the orthographic projection of the light-shielding pattern on the base substrate.

3 . The display panel according to claim 2 , wherein the surrounding pixel circuit further includes a compensation transistor coupled to the driving transistor; and

an orthographic projection of an active layer of the compensation transistor on the base substrate is located within the orthographic projection of the light-shielding pattern on the base substrate.

4 . The display panel according to claim 1 , wherein

in a case where the light-shielding patterns corresponding to the at least two surrounding pixel circuits adjacent in the second direction are not connected, light-shielding patterns corresponding to at least two surrounding pixel circuits adjacent in the first direction are connected; or

in a case where the light-shielding patterns corresponding to the at least two surrounding pixel circuits adjacent in the first direction are not connected, light-shielding patterns corresponding to at least two surrounding pixel circuits adjacent in the second direction are connected.

5 . The display panel according to claim 1 , wherein the light-shielding layer further includes at least one connection pattern; and

two adjacent light-shielding patterns are connected to each other through a connection pattern.

6 . The display panel according to claim 1 , further comprising a first voltage signal line and a transfer layer that are disposed in the pixel circuit layer, wherein

the light-shielding layer is connected to the first voltage signal line through the transfer layer.

7 . The display panel according to claim 1 , wherein a material of the light-shielding layer includes molybdenum or graphite.

8 . The display panel according to claim 1 , wherein the plurality of surrounding pixel circuits are arranged in a plurality of columns in a first direction and in a plurality of rows in a second direction;

in the first direction, at least six columns of surrounding pixel circuits are disposed on any side in opposite sides of the secondary display region; and

in the second direction, at least three rows of surrounding pixel circuits are disposed on any side in opposite sides of the secondary display region.

9 . The display panel according to claim 1 , wherein the pixel circuit layer further includes a plurality of redundant pixel circuits;

the plurality of redundant pixel circuits are located in the main display region and surround at least part of the secondary display region; and

the plurality of redundant pixel circuits are closer to the secondary display region than the plurality of surrounding pixel circuits.

10 . The display panel according to claim 9 , wherein the plurality of surrounding pixel circuits are arranged in a plurality of columns in a first direction and in a plurality of rows in a second direction; and the plurality of redundant pixel circuits are arranged in at least one column in the first direction and in at least one row in the second direction;

in the first direction, a sum of a number of columns of surrounding pixel circuits and a number of columns of redundant pixel circuits disposed on any side in opposite sides of the secondary display region is greater than or equal to 6; and

in the second direction, a sum of a number of rows of surrounding pixel circuits and a number of rows of redundant pixel circuits disposed on any side in opposite sides of the secondary display region is greater than or equal to 3.

11 . The display panel according to claim 1 , further comprising a plurality of first light-emitting devices disposed in the main display region;

the pixel circuit layer includes a plurality of first pixel circuits located in the main display region, and the plurality of first pixel circuits are coupled to the plurality of first light-emitting devices; and

at least some surrounding pixel circuits in the plurality of surrounding pixel circuits are first pixel circuits.

12 . The display panel according to claim 1 , further comprising a plurality of second light-emitting devices disposed in the secondary display region;

the pixel circuit layer includes a plurality of second pixel circuits located in the main display region, and the plurality of second pixel circuits are coupled to the plurality of second light-emitting devices through conductive lines; and

at least some surrounding pixel circuits in the plurality of surrounding pixel circuits are second pixel circuits.

13 . The display panel according to claim 1 , further comprising a plurality of second light-emitting devices disposed in the secondary display region;

the pixel circuit layer includes a plurality of second pixel circuits located in the secondary display region, and the plurality of second pixel circuits are coupled to the plurality of second light-emitting devices.

14 . The display panel according to claim 1 , further comprising a plurality of second light-emitting devices disposed in the secondary display region; wherein the display panel further has a frame region located on at least one side of the display region;

the pixel circuit layer includes a plurality of second pixel circuits located in the frame region, and the plurality of second pixel circuits are coupled to the plurality of second light-emitting devices through conductive lines.

15 . A display apparatus, comprising the display panel according to claim 1 .

16 . The display apparatus according to claim 15 , further comprising:

an optical element located on a side of the light-shielding layer away from the pixel circuit layer;

and an orthographic projection of the optical element on the base substrate being located in the secondary display region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2023
From: XIE, TAOFENG; XU, YUANJIE; LI, SHUANG; HUANG, YAO
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 063814/0073 →
Continuity (1)
Related Publication 20240355973A1 · Oct 24, 2024
References Cited (14)
US 11444121B2 · Herner · 2022 [cited by examiner]
US 11785799B2 · Kang · 2023 [cited by examiner]
US 11839117B2 · Ebisuno · 2023 [cited by examiner]
US 12238982B2 · Sung · 2025 [cited by examiner]
US 12396324B2 · Lee · 2025 [cited by examiner]
US 20210327958A1 · Li et al. · 2021 [cited by applicant]
US 20210408194A1 · Zhang · 2021 [cited by examiner]
US 20220067340A1 · Han et al. · 2022 [cited by applicant]
US 20230125368A1 · Dou et al. · 2023 [cited by applicant]
CN 110189639A · 2019 [cited by applicant]
CN 112289809A · 2021 [cited by applicant]
CN 113421886A · 2021 [cited by applicant]
CN 114005859A · 2022 [cited by applicant]
CN 114156282A · 2022 [cited by applicant]