IP Library Granted Patent US 12,677,516
Granted Patent B2
US 12,677,516 · App. 18/032,276 · Granted Jul 7, 2026

Display device including self-aligned LEDs and method for manufacturing display device

Inventors: Kum Mi Oh (Paju-si, KR); Deuk Ho Yeon (Paju-si, KR); Sun Wook Ko (Paju-si, KR)
Assignee: LG Display Co., Ltd.
H10H20/857G06F3/0412G06F3/04164G06F3/0446H01L25/167G06F2203/04103
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,677,516
App. No.
18/032,276
Filed
Apr 17, 2023
Granted
Jul 7, 2026
Kind
B2
Examiner
PATEL, REEMA
Art Unit
2812
USPC
257/72
Abstract

A display device includes a substrate including a plurality of sub-pixels, a plurality of thin film transistors disposed on the substrate, a planarization layer disposed on the plurality of thin film transistors, a plurality of first electrodes disposed on the planarization layer and electrically connected to the plurality of thin film transistors, a plurality of second electrodes disposed on the planarization layer and spaced apart from the plurality of first electrodes, a bank covering a part of each of the plurality of first electrodes and the plurality of second electrodes and disposed to define an emission area, a plurality of LEDs disposed in the emission area and electrically connected to the plurality of first electrodes and the plurality of second electrodes and a plurality of first conductive patterns disposed on the bank. Therefore, self-alignment of the LEDs can be easily achieved.

Claims (37)

1 . A display device, comprising:

a substrate including a plurality of sub-pixels;

a plurality of thin film transistors disposed on the substrate;

a planarization layer disposed on the plurality of thin film transistors;

a plurality of first electrodes disposed on the planarization layer and electrically connected to the plurality of thin film transistors;

a plurality of second electrodes disposed on the planarization layer and spaced apart from the plurality of first electrodes;

a bank covering a part of each of the plurality of first electrodes and the plurality of second electrodes and disposed to define an emission area;

a plurality of LEDs disposed in the emission area and electrically connected to the plurality of first electrodes and the plurality of second electrodes; and

a plurality of first conductive patterns disposed on the bank,

wherein the plurality of first conductive patterns are electrically insulated from the plurality of LEDs.

2 . The display device according to claim 1 , wherein the plurality of first conductive patterns are disposed on the bank so as to be extended in a first direction.

3 . The display device according to claim 2 , further comprising:

an insulating layer disposed on the bank, the plurality of first conductive patterns and the plurality of LEDs; and

a plurality of second conductive patterns disposed on the insulating layer in a second direction so as to intersect with the plurality of first conductive patterns.

4 . The display device according to claim 3 , further comprising:

a touch sensing part in which the plurality of first conductive patterns and the plurality of second conductive patterns are used as touch electrodes.

5 . The display device according to claim 4 , wherein the touch sensing part further includes:

a plurality of first routing lines electrically connected to one ends of the plurality of first conductive patterns; and

a plurality of second routing lines electrically connected to one ends of the plurality of second conductive patterns.

6 . The display device according to claim 1 , wherein each of the plurality of LEDs is a light emitting nanorod.

7 . A manufacturing method of a display device, comprising:

a process of preparing a substrate including a plurality of thin film transistors disposed in a plurality of sub-pixels, respectively;

a process of forming a planarization layer on the plurality of thin film transistors;

a process of preparing a plurality of first electrodes and a plurality of second electrodes spaced apart from each other on the planarization layer;

a process of preparing a bank covering a part of each of the plurality of first electrodes and the plurality of second electrodes and disposed to define an emission area;

a process of preparing a plurality of first conductive patterns on the bank; and

a process of facilitating self-alignment of a plurality of LEDs by applying a voltage to the plurality of first conductive patterns,

wherein the plurality of first conductive patterns are electrically insulated from the plurality of LEDs.

8 . The manufacturing method of a display device according to claim 7 , wherein the process of facilitating self-alignment of the plurality of LEDs includes a process of supplying a solvent and the plurality of LEDs into a space defined by the bank.

9 . The manufacturing method of a display device according to claim 8 , wherein the process of facilitating self-alignment of the plurality of LEDs further includes a process of respectively applying different voltages to odd-numbered first conductive patterns and even-numbered first conductive patterns of the plurality of first conductive patterns.

10 . The manufacturing method of a display device according to claim 9 , wherein the process of facilitating self-alignment of the plurality of LEDs further includes a process of connecting the plurality of LEDs to the plurality of first electrodes and the plurality of second electrodes by drying the solvent in a state where the voltages are applied.

11 . The manufacturing method of a display device according to claim 7 , further comprising:

a process of preparing a touch sensing part,

wherein the process of preparing the touch sensing part includes:

a process of preparing an insulating layer on the bank, the plurality of first conductive patterns and the plurality of LEDs; and

a process of preparing a plurality of second conductive patterns on the insulating layer so as to intersect with the plurality of first conductive patterns, and

wherein the touch sensing part includes the plurality of first conductive patterns and the plurality of second conductive patterns.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 17, 2023
From: OH, KUM MI; YEON, DEUK HO; KO, SUN WOOK
To: LG DISPLAY CO., LTD.
Reel/Frame 063346/0335 →
Priority Claims (1)
KR 10-2020-0187225 · Dec 30, 2020 · national
Continuity (1)
Related Publication 20230395767A1 · Dec 7, 2023
References Cited (20)
US 20170269749A1 · Bok et al. · 2017 [cited by applicant]
US 20180198018A1 · Kim et al. · 2018 [cited by applicant]
US 20190074339A1 · Ma et al. · 2019 [cited by applicant]
US 20200393936A1 · Bok et al. · 2020 [cited by applicant]
US 20210242380A1 · Kim · 2021 [cited by examiner]
US 20210305222A1 · Min · 2021 [cited by examiner]
US 20250098371A1 · Moon et al. · 2025 [cited by applicant]
KR 1020140039470 · 2014 [cited by applicant]
KR 1020170109718 · 2017 [cited by applicant]
KR 1020180082667 · 2018 [cited by applicant]
KR 102020006209 · 2020 [cited by applicant]
KR 1020200032678 · 2020 [cited by applicant]
KR 1020200143628 · 2020 [cited by applicant]
WO 2018051487A1 · 2018 [cited by applicant]
WO WO2019208880A1 · 2019 [cited by examiner]
WO WO2020013403A1 · 2020 [cited by examiner]
WO 2020213832A1 · 2020 [cited by applicant]
International Search Report and Written Opinion dated Jan. 24, 2022, issued in corresponding International Patent Application No. PCT/KR2021/014615. [cited by applicant]
Notice of Allowance dated Nov. 11, 2025, issued in corresponding Korean Patent Application No. 10-2020-0187225 (with a partial English translation). (Note—KR 10-2014-0039470 A, KR 10-2018-0082667 A, and KR 10-2020-00062… [cited by applicant]
DPMA Office Action dated Jul. 29, 2025 issued in counterpart DE Application No. 11 2021 006 707.9. [cited by applicant]