IP Library Granted Patent US 12,682,267
Granted Patent B2
US 12,682,267 · App. 17/785,294 · Granted Jul 14, 2026

Integrated photonic device comprising a field-programmable photonic gate array, a quantum device and programmable circuits

Inventors: Daniel Pérez López (Valencia, ES); José Capmany Francoy (Valencia, ES)
Assignee: UNIVERSITAT POLITECNICA DE VALENCIA
G06N10/40H03K19/17728
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,682,267
App. No.
17/785,294
Filed
Jun 14, 2022
Granted
Jul 14, 2026
Kind
B2
Art Unit
2851
USPC
716/100
Abstract

The present invention relates to an integrated photonic and quantum system carried out by the combination and interconnection of Programmable Photonics Processing Blocks, implemented over a photonic chip that is capable of implementing one or multiple, simultaneous quantum and classical circuits with optical feedback paths and/or linear multiport transformations, by the appropriate programming of its resources and the selection of its input and output ports. The invention also relates to a quantum field-programmable photonic gate array (Q-FPPGA) comprising at least one programmable circuit based on tunable beam-splitters with independent coupling and phase-shifting configuration and peripheral high-performance building blocks enabling classical and quantum operations.

Claims (37)

1 . A quantum field-programmable photonic gate array configured to carry out a targeted implementation comprising:

a reconfigurable quantum field-programmable photonic gate array core, and

a quantum high-performance building block,

wherein the reconfigurable quantum field-programmable photonic gate array core and the quantum high-performance building block are physically the same;

wherein the quantum high-performance building block is connected to the reconfigurable quantum field-programmable photonic gate array core; and

wherein the quantum high-performance building block and the reconfigurable quantum field-programmable photonic gate array core are restricted to a number of processing components required for carrying out the targeted implementation and assigned to a specific location in the quantum field-programmable photonic gate array.

2 . The quantum field-programmable photonic gate array of claim 1 , wherein the quantum field programmable photonic gate array further comprises at least one optical port and/or at least one high-performance building block connected to the reconfigurable quantum field-programmable photonic gate array core.

3 . The quantum field-programmable photonic gate array of claim 2 , wherein the at least one high-performance building block is one selected from highly dispersive elements, waveguide delay lines, generic modulation elements and photo detection subsystems, optical amplifiers and source subsystems and high-performance filtering structures, multiplexers and demultiplexers.

4 . The quantum field-programmable photonic gate array of claim 2 , wherein the at least a quantum high-performance building block is one selected from quantum sources, processing units, and detectors.

5 . The quantum field-programmable photonic gate array of claim 2 , further comprising multiple and independent processing cores interconnected to each other and to the high-performance building blocks.

6 . The quantum field-programmable photonic gate array of claim 1 , wherein the quantum field programmable photonic gate array further comprises at least one programmable photonic analogue block implemented by way of a series of photonic waveguide elements integrated in a photonic chip.

7 . The quantum field-programmable photonic gate array of claim 6 , comprising at least two interconnected programmable photonic analogue blocks that are equally-oriented and are disposed following a uniform pattern.

8 . The quantum field-programmable photonic gate array of claim 7 , wherein the uniform distribution pattern is one selected from a hexagonal uniform waveguide mesh distribution, a square uniform waveguide mesh distribution and a triangular uniform waveguide mesh distribution.

9 . The quantum field-programmable photonic gate array of claim 6 comprising at least two interconnected programmable photonic analogue blocks that are equally-oriented and are disposed following a non-uniform pattern.

10 . An integrated photonic and quantum device implemented via a photonic circuit integrated in a chip substrate comprising:

a physical layer comprising the at least a quantum field-programmable photonic gate array of claim 1 ;

a control electronic layer; and

a software layer.

11 . A programmable quantum circuit comprising the integrated photonic and quantum device of claim 10 .

12 . The programmable quantum circuit of claim 11 , wherein the circuit is based on a ring resonator or a Mach-Zehnder interferometer.

13 . A method of design of the programmable quantum circuit of claim 11 comprising the following steps:

election of an initial application to be implemented;

processing of an area or performance of the programmable quantum circuit;

mapping and transfer of the application into a compatible circuit of quantum field-programmable photonic gate array processing blocks.

14 . The method of claim 13 wherein the step of mapping and transfer of the application into a compatible circuit of quantum field-programmable photonic gate array processing blocks further comprises:

a first selection step wherein parts of the circuit are implemented by circuit elements;

an interconnection step wherein the circuit elements are connected,

an assignation step wherein each processing block is assigned to a specific location in the quantum field-programmable photonic gate array,

a second selection step wherein processing blocks that operate as access lightpaths are selected.

15 . The method of claim 14 further comprising:

a circuit performance calculation and design verification step.

16 . The method of claim 15 wherein the circuit performance calculation and design verification step is carried out physically by feeding all the necessary configuration data to the programming units to configure the chip or by employing accurate models of the quantum field-programmable photonic gate array.

17 . The method of claim 13 wherein the steps are carried out automatically by the software layer, by the user, or a mixture of the two, depending on the autonomy and the capabilities of the quantum field-programmable photonic gate array.

18 . The quantum field-programmable photonic gate array of claim 1 further comprising at least an additional quantum high-performance building block or at least a first high-performance building block;

wherein the interconnection between the at least a quantum high-performance building block and the at least an additional quantum high-performance building block or the at least a first high-performance building block is modifiable.

19 . The quantum field-programmable photonic gate array of claim 1 further comprising at least an additional quantum high-performance building block or at least a first high-performance building block;

wherein the reconfigurable quantum field-programmable photonic gate array core assigns a specific location between the at least a quantum high-performance building block and the at least an additional quantum high-performance building block or the at least a first high-performance building block.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2022
From: PÉREZ LÓPEZ, DANIEL; CAPMANY FRANCOY, JOSÉ
To: UNIVERSITAT POLITECNICA DE VALENCIA
Reel/Frame 062058/0329 →
Priority Claims (1)
ES ES201931123 · Dec 18, 2019 · national
Continuity (1)
Related Publication 20230029063A1 · Jan 26, 2023
References Cited (15)
US 6701504B2 · Chang · 2004 [cited by examiner]
US 9354039B2 · Mower · 2016 [cited by examiner]
US 10133986B1 · Newton · 2018 [cited by examiner]
US 11073658B2 · Perez Lopez · 2021 [cited by applicant]
US 20150354938A1 · Mower et al. · 2015 [cited by applicant]
US 20170248760A1 · Hu · 2017 [cited by examiner]
US 20230077665A1 · Kuttimalai · 2023 [cited by examiner]
US 20250095793A1 · Yamazaki · 2025 [cited by examiner]
ES 2695323A1 · 2019 [cited by applicant]
ES 2730448A1 · 2019 [cited by applicant]
JP 2020106747A · 2020 [cited by applicant]
WO 2004053544A2 · 2004 [cited by applicant]
Daniel Petez, “Field-programmable photonic arrays”, Journal, 2018, 1-14, vol. 26, No. 21, Optics Express. [cited by applicant]
Jose Capmany, “Reversible Gates for Programmable Photonics”, Abstract, 2019, 1-2, IEEE Photonics Society Summer Topical Meeting Series. [cited by applicant]
Fabio Antonio Bovino, “Intrasystem Entanglement Generator and Unambiguos Bell States Discriminator on Chip”, Article, 2019, 7993-7997, 2019 IEEE International Conference on Acoustics, Speech and Signal Processing. [cited by applicant]