IP Library › Granted Patent US 12,684,817
Granted Patent B2
US 12,684,817 · App. 18/054,958 · Granted Jul 14, 2026

Spacer cut for asymmetric source/drain epitaxial structure in stacked FET

Inventors: Su Chen Fan (Cohoes, NY); Albert M. Young (Fishkill, NY); Ruilong Xie (Niskayuna, NY); Prabudhya Roy Chowdhury (Albany, NY); Jay William Strane (Warwick, NY)
Assignee: International Business Machines Corporation
H10D30/6735H10D30/6757H10D62/121H10D64/017H10D84/8312H10D84/856
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,684,817
App. No.
18/054,958
Filed
Nov 14, 2022
Granted
Jul 14, 2026
Kind
B2
Art Unit
2898
USPC
257/288
Abstract

Embodiments of the invention include a stacked device having a first epitaxial region and a second epitaxial region vertically displaced from the first epitaxial region. The first epitaxial region comprising an asymmetric profile with a horizontal protrusion. A contact is formed on the horizontal protrusion of the first epitaxial region

Claims (23)

1 . A semiconductor structure comprising:

a first epitaxial region and a second epitaxial region vertically displaced from the first epitaxial region, the first epitaxial region comprising an asymmetric profile with a horizontal protrusion, wherein a spacer material confines one side of the first epitaxial region and is formed on a portion of a shallow trench isolation (STI) region, an entirety of a top surface of the first epitaxial region being free of the spacer material; and

a contact formed on the horizontal protrusion of the first epitaxial region, wherein the horizontal protrusion is opposite the one side and free of confinement by the spacer material, wherein an interlayer dielectric material abuts the top surface of the first epitaxial region, wherein the horizontal protrusion extends beyond an edge of the second epitaxial region.

2 . The semiconductor structure of claim 1 , wherein a stack comprises the first epitaxial region and the second epitaxial region.

3 . The semiconductor structure of claim 1 , wherein a first transistor comprises the first epitaxial region and a second transistor comprises the second epitaxial region, the first and second transistors being vertically stacked.

4 . The semiconductor structure of claim 1 , wherein one side of the first epitaxial region is flat and is opposite the horizontal protrusion.

5 . The semiconductor structure of claim 1 , wherein the second epitaxial region comprises a symmetric profile.

6 . The semiconductor structure of claim 1 , wherein the contact formed on the horizontal protrusion of the first epitaxial region is physically and laterally separated from another contact formed on the second epitaxial region.

7 . The semiconductor structure of claim 1 , wherein the first epitaxial region is below the second epitaxial region.

8 . The semiconductor structure of claim 1 , wherein the first epitaxial region is epitaxially grown with the horizontal protrusion.

9 . The semiconductor structure of claim 1 , wherein the one side extends from a top to a bottom of the first epitaxial region such that the spacer material is contact with the first epitaxial region from the top to the bottom, thereby preventing the first epitaxial region from extending beyond the spacer material.

10 . The semiconductor structure of claim 1 , wherein the spacer material confining the one side of the first epitaxial region is in contact with the STI region.

11 . The semiconductor structure of claim 1 , wherein the spacer material is a dielectric material.

12 . A method comprising:

providing a first epitaxial region and a second epitaxial region vertically displaced from the first epitaxial region, the first epitaxial region comprising an asymmetric profile with a horizontal protrusion, wherein a spacer material confines one side of the first epitaxial region and is formed on a portion of a shallow trench isolation (STI) region, an entirety of a top surface of the first epitaxial region being free of the spacer material; and

forming a contact on the horizontal protrusion of the first epitaxial region, wherein the horizontal protrusion is opposite the one side and free of confinement by the spacer material, wherein an interlayer dielectric material abuts the top surface of the first epitaxial region, wherein the horizontal protrusion extends beyond an edge of the second epitaxial region.

13 . The method of claim 12 , wherein a stack comprises the first epitaxial region and the second epitaxial region.

14 . The method of claim 12 , wherein a first transistor comprises the first epitaxial region and a second transistor comprises the second epitaxial region, the first and second transistors being vertically stacked.

15 . The method of claim 12 , wherein one side of the first epitaxial region is flat and is opposite the horizontal protrusion.

16 . The method of claim 12 , wherein the second epitaxial region comprises a symmetric profile.

17 . The method of claim 12 , wherein the contact formed on the horizontal protrusion of the first epitaxial region is physically and laterally separated from another contact formed on the second epitaxial region.

18 . The method of claim 12 , wherein the first epitaxial region is below the second epitaxial region.

19 . The method of claim 12 , wherein the first epitaxial region is epitaxially grown with the horizontal protrusion.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2022
From: FAN, SU CHEN; YOUNG, ALBERT M.; XIE, RUILONG; ROY CHOWDHURY, PRABUDHYA; STRANE, JAY WILLIAM
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 061758/0109 →
Continuity (1)
Related Publication 20240162319A1 · May 16, 2024
References Cited (18)
US 10192819B1 · Chanemougame · 2019 [cited by examiner]
US 10879308B1 · Ando et al. · 2020 [cited by applicant]
US 11063045B2 · Wu et al. · 2021 [cited by applicant]
US 11251308B2 · Liao et al. · 2022 [cited by applicant]
US 20190288065A1 · Cho · 2019 [cited by examiner]
US 20200075574A1 · Smith et al. · 2020 [cited by applicant]
US 20200098754A1 · Pillarisetty · 2020 [cited by examiner]
US 20200098859A1 · Reboh · 2020 [cited by examiner]
US 20200118886A1 · Miao · 2020 [cited by examiner]
US 20210320035A1 · Xie · 2021 [cited by examiner]
US 20210336019A1 · Su et al. · 2021 [cited by applicant]
US 20210349691A1 · Hekmatshoartabari · 2021 [cited by examiner]
US 20210366907A1 · Liao · 2021 [cited by examiner]
US 20220037193A1 · Yu et al. · 2022 [cited by applicant]
CN 1510756A · 2004 [cited by examiner]
CN 103715064A · 2014 [cited by examiner]
Chau Robert et al., “Process and Packaging Innovations for Moore's Law Continuation and Beyond”, 2019 IEEE International Electron Devices Meeting (IEDM), Dec. 7-11, 2019, 06 pages, DOI: 10.1109/IEDM19573.2019.8993462. [cited by applicant]
Huang et al., “3-D Self-aligned Stacked NMOS-on-PMOS Nanoribbon Transistors for Continued Moore's Law Scaling”, 2020 IEEE International Electron Devices Meeting (IEDM), Dec. 12-18, 2020, 04 pages, DOI: 10.1109/IEDM13553… [cited by applicant]