IP Library › Granted Patent US 12,707,957
Granted Patent B2
US 12,707,957 · App. 18/526,127 · Granted Aug 11, 2026

Silicon carbide device and method for forming a silicon carbide device

Inventors: Edward Fürgut (Dasing, DE); Ravi Keshav Joshi (Klagenfurt am Wörthersee, AT); Thomas Basler (Chemnitz, DE); Martin Gruber (Schwandorf, DE); Jochen Hilsenbeck (Villach, AT); Wolfgang Scholz (Olching, DE)
Assignee: Infineon Technologies AG
H10W20/425H10D62/8325H10D64/62H10W20/038H10W72/552H10W72/5522H10W72/5525H10W72/923H10W72/952
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,707,957
App. No.
18/526,127
Filed
Dec 1, 2023
Granted
Aug 11, 2026
Kind
B2
Art Unit
2898
USPC
257/77
Abstract

A silicon carbide device includes a silicon carbide substrate, a contact layer located on the silicon carbide substrate and including nickel and silicon, a barrier layer structure including titanium and tungsten, and a metallization layer comprising copper, wherein the contact layer is located between the silicon carbide substrate and at least a part of the barrier layer structure, wherein the barrier layer structure is located between the silicon carbide substrate and the metallization layer, wherein the metallization layer is configured as a contact pad of the silicon carbide device.

Claims (33)

1 . A silicon carbide device, comprising:

a silicon carbide substrate;

a contact layer located on the silicon carbide substrate and comprising nickel and silicon;

a barrier layer structure comprising titanium and tungsten; and

a metallization layer comprising copper,

wherein the contact layer is located between the silicon carbide substrate and at least a part of the barrier layer structure,

wherein the barrier layer structure is located between the silicon carbide substrate and the metallization layer,

wherein the metallization layer is configured as a contact pad of the silicon carbide device,

wherein silicon is present within the contact layer throughout a vertical thickness of the contact layer,

wherein the barrier layer structure forms a direct interface with the contact layer.

2 . The silicon carbide device of claim 1 , wherein the barrier layer structure comprises a TiW layer.

3 . The silicon carbide device of claim 2 , wherein the TiW layer contacts the metallization layer.

4 . The silicon carbide device of claim 1 , wherein the barrier layer structure comprises a TiWN layer.

5 . The silicon carbide device of claim 4 , wherein the TiWN layer contacts the metallization layer.

6 . The silicon carbide device of claim 1 , wherein the barrier layer structure contacts the contact layer.

7 . The silicon carbide device of claim 1 , wherein the barrier layer structure comprises a Ti/TiN layer, and/or a TiW layer, and/or a TiWN layer, and/or a MON layer.

8 . The silicon carbide device of claim 1 , wherein the barrier layer structure comprises a Ti/TiN layer.

9 . The silicon carbide device of claim 8 , wherein the Ti/TiN layer contacts the contact layer.

10 . The silicon carbide device of claim 8 , wherein the barrier layer structure further comprises a TiW layer and/or a TiWN layer.

11 . The silicon carbide device of claim 8 , wherein a titanium layer of the Ti/TiN layer contacts the contact layer.

12 . The silicon carbide device of claim 1 , wherein a vertical thickness of the barrier layer structure is at least 100 nm and at most 600 nm.

13 . The silicon carbide device of claim 1 , wherein the contact layer comprises at least 1% and at most 20% silicon by volume.

14 . The silicon carbide device of claim 1 , wherein the contact layer comprises at most 10% carbon inclusions by volume.

15 . The silicon carbide device of claim 1 , wherein the contact layer is in ohmic contact with a first doping region of the silicon carbide substrate and/or with a second doping region of the silicon carbide substrate, wherein the first doping region has a first conductivity type, and wherein the second doping region has a second conductivity type.

16 . The silicon carbide device of claim 1 , wherein the metallization layer comprises at least 60% copper by volume.

17 . The silicon carbide device of claim 1 , wherein the metallization layer is at least 5 times thicker than each of the contact layer and the barrier layer structure.

18 . The silicon carbide device of claim 1 , further comprising a bondwire bonded to the metallization layer.

19 . The silicon carbide device of claim 18 , wherein the bondwire has a diameter of at most 100 μm.

20 . The silicon carbide device of claim 18 , wherein the bondwire is a copper bondwire.

21 . The silicon carbide device of claim 1 , further comprising a gate contact pad or a sense contact pad at least partially formed by the metallization layer, wherein a lateral surface area of the gate contact pad or sense contact pad is at most 200 μm by 200 μm.

22 . The silicon carbide device of claim 1 , wherein at least one of a transistor structure and/or a diode structure of the silicon carbide device has a breakdown voltage of more than 100V.

23 . The silicon carbide device of claim 1 , wherein a lateral dimension of the contact pad is at least 100 μm, and wherein a vertical thickness of the of the contact pad is at most 100 μm.

24 . The silicon carbide device of claim 1 , wherein an atomic ratio of Ni and Si within the contact layer varies at most by 5% in a vertical direction throughout the vertical thickness of the contact layer.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE DOCKET NUMBER FROM 2018P51097 US PREVIOUSLY RECORDED ON REEL 066054 FRAME 0334. ASSIGNOR(S) HEREBY CONFIRMS THE TO 2018P51097 US02. Recorded Jan 26, 2024
From: FÜRGUT, EDWARD; JOSHI, RAVI KESHAV; BASLER, THOMAS; GRUBER, MARTIN; HILSENBECK, JOCHEN; SCHOLZ, WOLFGANG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 066374/0214 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2024
From: FÜRGUT, EDWARD; JOSHI, RAVI KESHAV; BASLER, THOMAS; GRUBER, MARTIN; HILSENBECK, JOCHEN; SCHOLZ, WOLFGANG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 066054/0334 →
Priority Claims (1)
DE 102018116102.6 · Jul 3, 2018 · national
Continuity (3)
Continuation 17752224 · May 24, 2022
Continuation 16453222 · Jun 26, 2019
Related Publication 20240113026A1 · Apr 4, 2024
References Cited (52)
US 4922321A · Arai et al. · 1990 [cited by applicant]
US 5250472A · Chen et al. · 1993 [cited by applicant]
US 5523626A · Hayashi et al. · 1996 [cited by applicant]
US 6569767B1 · Fujisawa · 2003 [cited by examiner]
US 6599644B1 · Zekentes et al. · 2003 [cited by applicant]
US 6620721B1 · Lee · 2003 [cited by applicant]
US 10236265B2 · Kramp · 2019 [cited by examiner]
US 10590520B2 · Smarsly · 2020 [cited by examiner]
US 20020000665A1 · Barr et al. · 2002 [cited by applicant]
US 20030183895A1 · Okamura et al. · 2003 [cited by applicant]
US 20050077626A1 · Seiller · 2005 [cited by examiner]
US 20070235887A1 · Kaimori · 2007 [cited by examiner]
US 20080081458A1 · Lin · 2008 [cited by examiner]
US 20080224317A1 · Machkaoutsan · 2008 [cited by examiner]
US 20080286915A1 · Dungan et al. · 2008 [cited by applicant]
US 20080296681A1 · Georgakos · 2008 [cited by examiner]
US 20090079010A1 · Deloach et al. · 2009 [cited by applicant]
US 20090152725A1 · Dalal et al. · 2009 [cited by applicant]
US 20100123172A1 · Fujikawa · 2010 [cited by examiner]
US 20110227155A1 · Su et al. · 2011 [cited by applicant]
US 20110309508A1 · Cabral, Jr. · 2011 [cited by examiner]
US 20130099308A1 · Gruber et al. · 2013 [cited by applicant]
US 20140083493A1 · Zhu · 2014 [cited by applicant]
US 20140138705A1 · Zhang et al. · 2014 [cited by applicant]
US 20140183557A1 · Kang · 2014 [cited by examiner]
US 20140299890A1 · Matocha et al. · 2014 [cited by applicant]
US 20150228723A1 · Werber et al. · 2015 [cited by applicant]
US 20150236175A1 · Kapur et al. · 2015 [cited by applicant]
US 20150371928A1 · Chen et al. · 2015 [cited by applicant]
US 20160233164A1 · Choi et al. · 2016 [cited by applicant]
US 20160303003A1 · Hale et al. · 2016 [cited by applicant]
US 20170207331A1 · Nakanishi et al. · 2017 [cited by applicant]
US 20170221998A1 · Ebihara et al. · 2017 [cited by applicant]
US 20170330859A1 · Soares et al. · 2017 [cited by applicant]
US 20170345711A1 · Roth · 2017 [cited by examiner]
US 20180190651A1 · Siemieniec et al. · 2018 [cited by applicant]
US 20190057873A1 · Sugahara et al. · 2019 [cited by applicant]
US 20200013722A1 · Hille · 2020 [cited by examiner]
CN 104538294 · 2015 [cited by examiner]
DE 19840239A1 · 2000 [cited by applicant]
DE 102004012819B4 · 2006 [cited by applicant]
DE 102008019599A1 · 2008 [cited by applicant]
DE 112007000697T5 · 2009 [cited by applicant]
DE 102008035537A1 · 2009 [cited by applicant]
DE 102009010891A1 · 2010 [cited by applicant]
DE 102014109475A1 · 2015 [cited by applicant]
DE 102014117297A1 · 2015 [cited by applicant]
DE 102016109713A1 · 2017 [cited by applicant]
Hymes et al. (“Passivation of Copper by Silicide Formation in Dilute Silane,” J. Appl. Phys., 71 pp. 4623-4625, 1992) (Year: 1992). [cited by examiner]
Klein et al. (“Silicon distribution and silicide precipitation during annealing in an advanced multi-phase-TiAl based alloy,” Acta Materialia, vol. 110, 15, pp. 236-245, May 15, 2016) (Year: 2016). [cited by examiner]
Knoll, Lars, et al., “Gate-all-around Si nanowire array tunnelling FETs with high on-current of 75 μAlμm @ VDD=1.1 V”, IEEE 14th International Conference on Ultimate Integration on Silicon (ULIS), 2013, 97-100. [cited by applicant]
Koh, Alvin Tian-Yi, “Nickel-Aluminum Alloy Silicides with High Aluminum Content for Contact Resistance Reduction and Integration in n-Channel Field-Effect Transistors”, Journal of the Electrochemical Society, 2008, H151… [cited by applicant]