IP Library › Granted Patent US 12,713,727
Granted Patent B2
US 12,713,727 · App. 18/512,600 · Granted Aug 18, 2026

Image sensor

Inventors: Jonghyeon Noh (Suwon-si, KR); Seunghwi Yoo (Suwon-si, KR); Kooktae Kim (Suwon-si, KR); Jingyun Kim (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H10F39/807H10F39/802
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,713,727
App. No.
18/512,600
Filed
Nov 17, 2023
Granted
Aug 18, 2026
Kind
B2
Art Unit
2899
USPC
257/292
Abstract

An image sensor may include a substrate; a unit pixel region including a photoelectric conversion region; a pixel isolation trench defining the unit pixel region, and extending in a first and a second horizontal direction; and a pixel isolation structure in the pixel isolation trench, wherein the pixel isolation structure includes a dielectric layer on an inner wall of the pixel isolation trench; a first semiconductor pattern on the dielectric layer and including a first dopant; a first insulating layer on a first portion of the first semiconductor pattern overlapping the photoelectric conversion region; a second semiconductor pattern on a second portion of the first semiconductor pattern not overlapping with the photoelectric conversion region, wherein the photoelectric conversion region includes a doped region on an outer wall of the pixel isolation structure, and the doped region includes the first dopant.

Claims (55)

1 . An image sensor comprising:

a substrate;

a unit pixel region in the substrate and including a photoelectric conversion region;

a pixel isolation trench defining the unit pixel region, penetrating the substrate in a vertical direction, and extending in a first horizontal direction and a second horizontal direction crossing each other; and

a pixel isolation structure in the pixel isolation trench,

wherein

the pixel isolation structure includes

a dielectric layer on an inner wall of the pixel isolation trench;

a first semiconductor pattern conformally on the dielectric layer and including a first dopant;

a first insulating layer on a first portion of the first semiconductor pattern overlapping the photoelectric conversion region in one of the first horizontal direction and the second horizontal direction;

a second semiconductor pattern on a second portion of the first semiconductor pattern that does not overlap the photoelectric conversion region in the first horizontal direction and the second horizontal direction,

the photoelectric conversion region includes a doped region on an outer wall of the pixel isolation structure, and

the doped region includes the first dopant.

2 . The image sensor of claim 1 , wherein the first dopant includes a P-type dopant.

3 . The image sensor of claim 2 , wherein the P-type dopant includes at least one of boron (B), aluminum (Al), or indium (In).

4 . The image sensor of claim 1 , wherein the first insulating layer includes silicon nitride.

5 . The image sensor of claim 1 , wherein the first insulating layer includes

an insulating liner including silicon nitride; and

a first buried insulating layer including silicon oxide.

6 . The image sensor of claim 1 , wherein the first insulating layer is not between the second semiconductor pattern and the first semiconductor pattern.

7 . The image sensor of claim 1 , further comprising a second buried insulating layer on the second semiconductor pattern.

8 . The image sensor of claim 1 , wherein the dielectric layer has a thickness in a range from 1 nm to 200 nm.

9 . The image sensor of claim 1 , wherein the first semiconductor pattern has a thickness in a range from 1 nm to 50 nm.

10 . An image sensor comprising:

a substrate;

a plurality of unit pixel regions in the substrate and spaced apart from each other in a first horizontal direction and a second horizontal direction;

a plurality of photoelectric conversion regions within the plurality of unit pixel regions and including a doped region, respectively;

a lattice-shaped pixel isolation trench defining the plurality of unit pixel regions and penetrating the substrate in a vertical direction; and

a pixel isolation structure within the pixel isolation trench,

wherein

the pixel isolation trench includes a first region and a second region in the first horizontal direction and the second horizontal direction, and the first region is a region excluding the second region, and the second region includes a central region that does not overlap with the photoelectric conversion region in the first horizontal direction and the second horizontal direction,

the pixel isolation structure includes a dielectric layer on an inner wall of the pixel isolation trench;

a first semiconductor pattern conformally on the dielectric layer and including a first dopant;

a first buried insulating layer in the first region on the first semiconductor pattern; and

a second semiconductor pattern in the second region on the first semiconductor pattern, and

the doped region includes the first dopant.

11 . The image sensor of claim 10 , wherein the first dopant includes a P-type dopant.

12 . The image sensor of claim 11 , wherein the P-type dopant includes at least one of boron, aluminum, or indium.

13 . The image sensor of claim 10 , wherein the pixel isolation structure further includes an insulating liner between the first semiconductor pattern and the first buried insulating layer in the first region.

14 . The image sensor of claim 10 , wherein the pixel isolation structure further includes a second buried insulating layer on the second semiconductor pattern in the second region.

15 . The image sensor of claim 10 , wherein the second region further includes an extension region extending in at least one of the first horizontal direction and the second horizontal direction.

16 . The image sensor of claim 15 , wherein the second region has a cross-shape in a plan view.

17 . The image sensor of claim 10 , wherein the first semiconductor pattern includes polysilicon including the first dopant.

18 . The image sensor of claim 10 , wherein the dielectric layer includes at least one of SiO 2 , Si 3 N 4 , SiCN, SiOCN, and SiON.

19 . The image sensor of claim 10 , wherein the second semiconductor pattern includes polysilicon including no dopant.

20 . An image sensor comprising:

a substrate having a first surface and a second surface opposite to each other;

a plurality of photoelectric conversion regions spaced apart from each other in a first horizontal direction and a second horizontal direction, including a first photoelectric conversion region in the substrate in a direction perpendicular to a first surface; a second photoelectric conversion region overlapping with the first photoelectric conversion region in one of the first horizontal direction and the second horizontal direction; and a third photoelectric conversion region not overlapping with the first photoelectric conversion region in the first horizontal direction and the second horizontal direction;

a pixel isolation structure between each of the plurality of photoelectric conversion regions and in a pixel isolation trench penetrating through the substrate from the first surface; and

a color filter and a micro lens on the second surface,

wherein

the pixel isolation trench includes: a straight-line shaped first trench region between the first photoelectric conversion region and the second photoelectric conversion region and a cross-shaped second trench region between the first photoelectric conversion region and the third photoelectric conversion region,

the pixel isolation structure includes a dielectric layer on inner walls of the first trench region and the second trench region of the pixel isolation trench; a first semiconductor pattern that conformally covers the dielectric layer and includes polysilicon doped with boron (B); a first insulating layer on the first semiconductor pattern in the first trench region and including silicon nitride; and a second semiconductor pattern disposed on the first semiconductor pattern in the second trench region and including undoped polysilicon,

the plurality of photoelectric conversion regions each include a doped region on an outer wall of each of the first trench region and the second trench region, and

the doped region is doped with boron (B).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2023
From: NOH, JONGHYEON; YOO, SEUNGHWI; KIM, KOOKTAE; KIM, JINGYUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 065842/0890 →
Priority Claims (1)
KR 10-2022-0187970 · Dec 28, 2022 · national
Continuity (1)
Related Publication 20240222408A1 · Jul 4, 2024
References Cited (15)
US 8975155B2 · Chuang et al. · 2015 [cited by applicant]
US 9508771B2 · Lee et al. · 2016 [cited by applicant]
US 10658410B2 · Cheng et al. · 2020 [cited by applicant]
US 10741603B2 · Huang et al. · 2020 [cited by applicant]
US 10825853B2 · Chiang et al. · 2020 [cited by applicant]
US 20080102557A1 · Kim et al. · 2008 [cited by applicant]
US 20190378865A1 · Zhang · 2019 [cited by examiner]
US 20220077204A1 · Lee et al. · 2022 [cited by applicant]
US 20220310676A1 · Kim · 2022 [cited by examiner]
US 20220415936A1 · Jeon · 2022 [cited by examiner]
KR 1020070066473A · 2007 [cited by applicant]
KR 20190139035A · 2019 [cited by applicant]
KR 20220106901A · 2022 [cited by applicant]
KR 20220134158A · 2022 [cited by applicant]
Korean Office Action for corresponding Korean Application No. 10-2022-0187970 dated Apr. 17, 2026. [cited by applicant]