IP Library › Granted Patent US 12,718,152
Granted Patent B2
US 12,718,152 · App. 17/147,858 · Granted Aug 25, 2026

Apparatus with in-memory processing using systolic arrays and computing apparatus including the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,718,152
App. No.
17/147,858
Filed
Jan 13, 2021
Granted
Aug 25, 2026
Kind
B2
Art Unit
2126
USPC
706/12
Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2021
From: DAS, SAPTARSI; KUSUMA, SABITHA; ROY, ARNAB; DESHWAL, ANKUR; CHANDRASEK HARAN, KIRAN KOLAR; LEE, SEHWAN
To: SAMSUNG ELECTRONICS CO., LTD
Reel/Frame 054906/0289 →
Priority Claims (2)
IN 201941031403 · Jul 29, 2020 · national
KR 10-2020-0128899 · Oct 6, 2020 · national
Continuity (1)
Related Publication 20220036243A1 · Feb 3, 2022
References Cited (18)
US 8924455B1 · Barman · 2014 [cited by examiner]
US 9721203B1 · Young et al. · 2017 [cited by applicant]
US 20110219207A1 · Suh · 2011 [cited by examiner]
US 20160267111A1 · Shoaib · 2016 [cited by examiner]
US 20180074996A1 · Ling · 2018 [cited by examiner]
US 20180314671A1 · Zhang et al. · 2018 [cited by applicant]
US 20190087716A1 · Du et al. · 2019 [cited by applicant]
US 20190236049A1 · Vantrease et al. · 2019 [cited by applicant]
US 20190311243A1 · Whatmough · 2019 [cited by examiner]
US 20210349694A1 · Ulrich · 2021 [cited by examiner]
Jeff (Jun) Zhang et al., “CompAct: On-chip Compression of Activations for Low Power Systolic Array Based CNN Acceleration,” ACM Trans. Embed. Comput. Syst. 18, 5s, Article 47 (Oct. 2019), 24 page (Year: 2019). [cited by examiner]
Umuroglu, Y., et al., “FINN: A Framework for Fast, Scalable Binarized Neural Network Inference,” in Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2017, pp. 65-74, https://a… [cited by examiner]
A. Shafiee et al., “ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars,” 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), Seoul, Korea (South)… [cited by examiner]
Wei, Xuechao, et al. “Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs.” Proceedings of the 54th Annual Design Automation Conference 2017. 2017. (6 pages in English). [cited by applicant]
Yang, Zhijie, et al. “Systolic Array Based Accelerator and Algorithm Mapping for Deep Learning Algorithms.” 15th IFIP International Conference on Network and Parallel Computing (NPC), Nov. 2018, Muroran, Japan. pp. 153-… [cited by applicant]
Sombatsiri, Salita, et al. “Parallelism-Flexible Convolution Core for Sparse Convolutional Neural Networks.” SASIMI2018, 2018, (6 pages in English). [cited by applicant]
Korean Office Action issued on Dec. 23, 2024 in corresponding Korean Patent Application No. 10-2020-0128899. (5pages in English, 6pages in Korean). [cited by applicant]
Song, Jinook, et al. “7.1 An 11.5 TOPS/W 1024-MAC Butterfly Structure Dual-Core Sparsity-Aware Neural Processing Unit In 8nm Flagship Mobile SoC.” 2019 IEEE International Solid-State Circuits Conference—(ISSCC). IEEE, F… [cited by applicant]