IP Library › Granted Patent US 12,725,071
Granted Patent B2
US 12,725,071 · App. 18/784,710 · Granted Sep 1, 2026

Calibration method and apparatus for qubit gate, electronic device, and medium

Inventors: Xiong Xu (Shenzhen, CN); Zhenxing Zhang (Shenzhen, CN); Yicong Zheng (Shenzhen, CN); Tianyu Zhang (Shenzhen, CN); Shengyu Zhang (Shenzhen, CN)
Assignee: TENCENT TECHNOLOGY (SHENZHEN) COMPANY LIMITED
G06N10/70G06F11/008G06N10/00G06N10/40G06F2201/805
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,725,071
App. No.
18/784,710
Granted
Sep 1, 2026
Kind
B2
Abstract

The present disclosure provides a method for calibrating a qubit gate performed by an electronic device. The method includes: obtaining a first fidelity of a first qubit gate from qubit gates for processing a qubit; determining a first fidelity interval including the first fidelity from a plurality of preset fidelity intervals; determining a target second qubit gate from the qubit gates based on the first qubit gate and the first fidelity interval and based on a first mapping relationship between a plurality of prior-calibrated qubit gates and a corresponding fidelity interval and a plurality of preferred target qubit gates; determining a first calibration means from a plurality of first candidate calibration means based on the first qubit gate and the first fidelity interval and based on a second mapping relationship between the prior-calibrated qubit gates and calibration means; and calibrating the second qubit gate through the first calibration means.

Claims (67)

1 . A method for calibrating a plurality of qubit gates in a quantum chip performed by an electronic device, comprising:

selecting, among the plurality of qubit gates for processing a qubit, a first qubit gate that has a highest initial fidelity, wherein the fidelity of a qubit gate is defined as a difference between an actual gate operation result when a predefined operation associated with the qubit gate is performed on the quit in an environment affected by noise interference and a theoretical gate operation result when the predefined operation associated with the qubit gate is performed on the quit in an environment without noise interference;

calibrating the first qubit gate by adjusting one or more of an amplitude, a frequency, and a phase of a first radio frequency signal of a first qubit processed by the first qubit gate;

obtaining a first fidelity of the first qubit gate for processing the qubit;

determining a first fidelity interval including the first fidelity from a plurality of preset fidelity intervals;

determining a target second qubit gate from the plurality of qubit gates based on the first qubit gate and the first fidelity interval and a pre-stored first mapping relationship set, the first mapping relationship set comprising a first mapping relationship between a plurality of first elements and a plurality of second elements, each first element comprising a prior-calibrated qubit gate in the qubit chip and a corresponding fidelity interval in which a fidelity of the prior-calibrated qubit gate are located and a second element corresponding to the first element comprising a target qubit gate in the qubit chip to be calibrated after calibrating the prior-calibrated qubit gate;

determining a first calibration means from a plurality of first candidate calibration means based on the first qubit gate and the first fidelity interval and a pre-stored second mapping relationship set, the second mapping relationship set comprising a second mapping relationship between the plurality of the first elements and a plurality of third elements, each first element comprising the prior-calibrated qubit gate in the qubit chip and the corresponding fidelity interval in which the fidelity of the prior-calibrated qubit gate are located and a third element corresponding to the first element comprising a plurality of calibration means for calibrating the target qubit gate in the qubit chip after calibrating the prior-calibrated qubit gate; and

determining the target second qubit gate as the first qubit gate and repeating the said calibrating, obtaining and determining steps until the fidelities of the plurality of qubit gates are all greater than or equal to a pre-determined fidelity value.

2 . The method according to claim 1 , wherein the determining a first calibration means from a plurality of first candidate calibration means comprises:

obtaining a second fidelity corresponding to the second qubit gate after the second qubit gate is calibrated based on each of the plurality of first candidate calibration means; and

determining the first calibration means from the plurality of first candidate calibration means based on a plurality of second fidelities.

3 . The method according to claim 1 , wherein

the determining a first calibration means from a plurality of first candidate calibration means based on the first qubit gate and the first fidelity interval and based on a pre-stored second mapping relationship set comprises:

determining the plurality of first candidate calibration means based on the first qubit gate and the first fidelity interval and based on the pre-stored second mapping relationship set;

calculating a mean value of amplitudes corresponding to the plurality of first candidate calibration means, to obtain a first amplitude mean value, calculating a mean value of frequencies corresponding to the plurality of first candidate calibration means, to obtain a first frequency mean value, and calculating a mean value of phases corresponding to the plurality of first candidate calibration means, to obtain a first phase mean value;

determining a second candidate calibration means based on the first amplitude mean value, the first frequency mean value, and the first phase mean value; and

determining the first calibration means from a calibration means set formed by the plurality of first candidate calibration means and the second candidate calibration means.

4 . The method according to claim 1 , wherein the first mapping relationship set and the second mapping relationship set are generated in the following manners:

generating a plurality of data groups based on the plurality of qubit gates and a plurality of fidelity intervals, wherein the data group is generated through any qubit gate in combination with any fidelity interval;

obtaining, for each data group, first fidelity gains corresponding to the qubit gates respectively other than the qubit gate in each data group after calibration, wherein the first fidelity gains are fidelity gains obtained after calibration of the qubit gates other than the qubit gate in each data group through a selected calibration means;

determining, based on the first fidelity gains, a preferred target qubit gate corresponding to each data group and the plurality of first candidate calibration means used by the preferred target qubit gate;

generating the first mapping relationship set based on a correspondence between each data group and the preferred target qubit gate; and

generating the second mapping relationship set based on a correspondence between each data group and the plurality of first candidate calibration means.

5 . The method according to claim 1 , wherein the first qubit gate is a qubit gate calibrated immediately before the second qubit gate.

6 . The method according to claim 1 , wherein the method further comprises:

determining the second qubit gate as a current qubit gate, and performing the following operations iteratively:

performing fidelity detection on the plurality of qubit gates;

when detecting a qubit gate whose fidelity is less than a pre-determined fidelity value in the plurality of qubit gates, determining a to-be-calibrated qubit gate and a calibration means for calibrating the to-be-calibrated qubit gate based on a fidelity of the current qubit gate, calibrating the to-be-calibrated qubit gate based on the calibration means, and updating the current qubit gate based on the to-be-calibrated qubit gate; and

terminating the looping of the operations when the fidelities of the plurality of qubit gates are all greater than or equal to the pre-determined fidelity value.

7 . An electronic device, comprising a memory and a processor, the memory having a computer program stored therein that, when executed by the processor, causes the electronic device to implement a method for calibrating a plurality of qubit gates in a quantum chip including:

selecting, among the plurality of qubit gates for processing a qubit, a first qubit gate that has a highest initial fidelity, wherein the fidelity of a qubit gate is defined as a difference between an actual gate operation result when a predefined operation associated with the qubit gate is performed on the quit in an environment affected by noise interference and a theoretical gate operation result when the predefined operation associated with the qubit gate is performed on the quit in an environment without noise interference:

calibrating the first qubit gate by adjusting one or more of an amplitude, a frequency, and a phase of a first radio frequency signal of a first qubit processed by the first qubit gate;

obtaining a first fidelity of the first qubit gate for processing the qubit;

determining a first fidelity interval including the first fidelity from a plurality of preset fidelity intervals;

determining a target second qubit gate from the plurality of qubit gates based on the first qubit gate and the first fidelity interval and a pre-stored first mapping relationship set, the first mapping relationship set comprising a first mapping relationship between a plurality of first elements and a plurality of second elements, each first element comprising a prior-calibrated qubit gate in the qubit chip and a corresponding fidelity interval in which a fidelity of the prior-calibrated qubit gate are located and a second element corresponding to the first element comprising a target qubit gate in the qubit chip to be calibrated after calibrating the prior-calibrated qubit gate;

determining a first calibration means from a plurality of first candidate calibration means based on the first qubit gate and the first fidelity interval and a pre-stored second mapping relationship set, the second mapping relationship set comprising a second mapping relationship between the plurality of the first elements and a plurality of third elements, each first element comprising the prior-calibrated qubit gate in the qubit chip and the corresponding fidelity interval in which the fidelity of the prior-calibrated qubit gate are located and a third element corresponding to the first element comprising a plurality of calibration means for calibrating the target qubit gate in the qubit chip after calibrating the prior-calibrated qubit gate; and

determining the target second qubit gate as the first qubit gate and repeating the said calibrating, obtaining and determining steps until the fidelities of the plurality of qubit gates are all greater than or equal to a pre-determined fidelity value.

8 . The electronic device according to claim 7 , wherein the determining a first calibration means from a plurality of first candidate calibration means comprises:

obtaining a second fidelity corresponding to the second qubit gate after the second qubit gate is calibrated based on each of the plurality of first candidate calibration means; and

determining the first calibration means from the plurality of first candidate calibration means based on a plurality of second fidelities.

9 . The electronic device according to claim 7 , wherein

the determining a first calibration means from a plurality of first candidate calibration means based on the first qubit gate and the first fidelity interval and based on a pre-stored second mapping relationship set comprises:

determining the plurality of first candidate calibration means based on the first qubit gate and the first fidelity interval and based on the pre-stored second mapping relationship set;

calculating a mean value of amplitudes corresponding to the plurality of first candidate calibration means, to obtain a first amplitude mean value, calculating a mean value of frequencies corresponding to the plurality of first candidate calibration means, to obtain a first frequency mean value, and calculating a mean value of phases corresponding to the plurality of first candidate calibration means, to obtain a first phase mean value;

determining a second candidate calibration means based on the first amplitude mean value, the first frequency mean value, and the first phase mean value; and

determining the first calibration means from a calibration means set formed by the plurality of first candidate calibration means and the second candidate calibration means.

10 . The electronic device according to claim 7 , wherein the first mapping relationship set and the second mapping relationship set are generated in the following manners:

generating a plurality of data groups based on the plurality of qubit gates and a plurality of fidelity intervals, wherein the data group is generated through any qubit gate in combination with any fidelity interval;

obtaining, for each data group, first fidelity gains corresponding to the qubit gates respectively other than the qubit gate in each data group after calibration, wherein the first fidelity gains are fidelity gains obtained after calibration of the qubit gates other than the qubit gate in each data group through a selected calibration means;

determining, based on the first fidelity gains, a preferred target qubit gate corresponding to each data group and the plurality of first candidate calibration means used by the preferred target qubit gate;

generating the first mapping relationship set based on a correspondence between each data group and the preferred target qubit gate; and

generating the second mapping relationship set based on a correspondence between each data group and the plurality of first candidate calibration means.

11 . The electronic device according to claim 7 , wherein the first qubit gate is a qubit gate calibrated immediately before the second qubit gate.

12 . The electronic device according to claim 7 , wherein the method further comprises:

determining the second qubit gate as a current qubit gate, and performing the following operations iteratively:

performing fidelity detection on the plurality of qubit gates;

when detecting a qubit gate whose fidelity is less than a pre-determined fidelity value in the plurality of qubit gates, determining a to-be-calibrated qubit gate and a calibration means for calibrating the to-be-calibrated qubit gate based on a fidelity of the current qubit gate, calibrating the to-be-calibrated qubit gate based on the calibration means, and updating the current qubit gate based on the to-be-calibrated qubit gate; and

terminating the looping of the operations when the fidelities of the plurality of qubit gates are all greater than or equal to the pre-determined fidelity value.

13 . A non-transitory computer-readable storage medium, having a computer program stored therein, the computer program, when executed by a processor of an electronic device, causing the electronic device to implement a method for calibrating a plurality of qubit gates in a quantum chip including:

selecting, among the plurality of qubit gates for processing a qubit, a first qubit gate that has a highest initial fidelity, wherein the fidelity of a qubit gate is defined as a difference between an actual gate operation result when a predefined operation associated with the qubit gate is performed on the quit in an environment affected by noise interference and a theoretical gate operation result when the predefined operation associated with the qubit gate is performed on the quit in an environment without noise interference;

calibrating the first qubit gate by adjusting one or more of an amplitude, a frequency, and a phase of a first radio frequency signal of a first qubit processed by the first qubit gate;

obtaining a first fidelity of the first qubit gate for processing the qubit;

determining a first fidelity interval including the first fidelity from a plurality of preset fidelity intervals;

determining a target second qubit gate from the plurality of qubit gates based on the first qubit gate and the first fidelity interval and a pre-stored first mapping relationship set, the first mapping relationship set comprising a first mapping relationship between a plurality of first elements and a plurality of second elements, each first element comprising a prior-calibrated qubit gate in the qubit chip and a corresponding fidelity interval in which a fidelity of the prior-calibrated qubit gate are located and a second element corresponding to the first element comprising a target qubit gate in the qubit chip to be calibrated after calibrating the prior-calibrated qubit gate;

determining a first calibration means from a plurality of first candidate calibration means based on the first qubit gate and the first fidelity interval and a pre-stored second mapping relationship set, the second mapping relationship set comprising a second mapping relationship between the plurality of the first elements and a plurality of third elements, each first element comprising the prior-calibrated qubit gate in the qubit chip and the corresponding fidelity interval in which the fidelity of the prior-calibrated qubit gate are located and a third element corresponding to the first element comprising a plurality of calibration means for calibrating the target qubit gate in the qubit chip after calibrating the prior-calibrated qubit gate; and

determining the target second qubit gate as the first qubit gate and repeating the said calibrating, obtaining and determining steps until the fidelities of the plurality of qubit gates are all greater than or equal to a pre-determined fidelity value.

14 . The non-transitory computer-readable storage medium according to claim 13 , wherein the first qubit gate is a qubit gate calibrated immediately before the second qubit gate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2026
From: XU, XIONG; ZHANG, ZHENXING; ZHENG, YICONG; ZHANG, TIANYU; ZHANG, SHENGYU
To: TENCENT TECHNOLOGY (SHENZHEN) COMPANY LIMITED
Reel/Frame 074185/0644 →
Priority Claims (1)
CN 202311146948.3 · Sep 6, 2023 · national
Continuity (2)
Continuation PCTCN2023138520 · Dec 13, 2023
Related Publication 20260065121A1 · Mar 5, 2026
References Cited (23)
US 11875222B1 · Reagor · 2024 [cited by examiner]
US 12039465B2 · Raymond · 2024 [cited by examiner]
US 20090259905A1 · Silva · 2009 [cited by examiner]
US 20170357561A1 · Kelly · 2017 [cited by examiner]
US 20180260732A1 · Bloom · 2018 [cited by examiner]
US 20200174879A1 · Javadiabhari · 2020 [cited by examiner]
US 20200387822A1 · Kilmov · 2020 [cited by examiner]
US 20200394524A1 · Vainsencher · 2020 [cited by examiner]
US 20210081816A1 · Klimov · 2021 [cited by examiner]
US 20220206866A1 · Maksymov · 2022 [cited by examiner]
US 20230316117A1 · Martinis · 2023 [cited by examiner]
US 20240020569A1 · Inoue · 2024 [cited by examiner]
US 20240069079A1 · Shi · 2024 [cited by examiner]
US 20240160976A1 · Klimov · 2024 [cited by examiner]
US 20240177038A1 · Niu · 2024 [cited by examiner]
US 20240289289A1 · Fang · 2024 [cited by examiner]
US 20240346353A1 · Kanazawa · 2024 [cited by examiner]
US 20250117683A1 · Seif · 2025 [cited by examiner]
US 20250131300A1 · Werner · 2025 [cited by examiner]
US 20250328794A1 · Ethier-Majcher · 2025 [cited by examiner]
WO WO2022147168A3 · 2022 [cited by applicant]
Tencent Technology, ISR, PCT/CN2023/138520, Apr. 16, 2024, 2 pgs. [cited by applicant]
Tencent Technology, Extended European Search Report, EP Patent Application No. 23925592.0, Jul. 14, 2025, 8 pgs. [cited by applicant]