IP Library › Granted Patent US 12,726,396
Granted Patent B2
US 12,726,396 · App. 18/862,059 · Granted Sep 1, 2026

Digital predistortion method and apparatus

Inventor: Zhen Yang (Shenzhen, CN)
Assignee: ZTE CORPORATION
H04L27/367H04W24/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,726,396
App. No.
18/862,059
Granted
Sep 1, 2026
Kind
B2
Abstract

Systems, methods and apparatus for processing signals are described. The method includes determining a predistortion signal corresponding to an input signal by processing the input signal through a multi-stage predistortion model that is based on neural network processing and generating a transmission waveform by processing the predistortion signal through transmission electronics.

Claims (50)

1 . A method of processing signals, comprising:

determining a predistortion signal corresponding to an input signal by processing the input signal through a multi-stage predistortion model that is based on neural network processing; and

generating a transmission waveform by processing the predistortion signal through transmission electronics;

wherein the processing the input signal through the multi-stage predistortion model comprises:

generating N+1 output signals from the input signal by processing through a first unit, where N is a positive integer;

generating a first intermediate signal by processing the input signal and the N+1 output signals through a second unit;

generating a second intermediate signal by processing the N+1 output signals through a third unit; and

combining the first intermediate signal with the second intermediate signal to determine the predistortion signal.

2 . The method of claim 1 , wherein the generating N+1 output signals from the input signal by processing through the first unit comprises:

generating the N+1 output signals as output of one or more neural networks that operates on the input signal and one or more previous values of the input signal and a modulo of the input signal and one or more previous values of the modulo of the input signal, wherein the one or more neural networks include at least one hidden layer and wherein the hidden layer uses a pre-defined activation function.

3 . The method of claim 1 , wherein the generating N+1 output signals from the input signal by processing through the first unit comprises:

generating the N+1 output signals as output of one or more real number neural networks that operates on a real part of the input signal and one or more previous values of the real part of input signal, an imaginary part of the input signal and one or more previous values of the imaginary part of the input signal and a modulo of the input signal and one or more previous values of the modulo of the input signal, wherein the one or more real number neural networks include at least one hidden layer and wherein the hidden layer uses a pre-defined activation function.

4 . The method of claim 1 , wherein the generating the first intermediate signal by processing the input signal and the N+1 output signals through the second unit comprises:

generating the first intermediate signal by multiplicatively combining the input signal and N delayed versions of the input signal with the N+1 output signals.

5 . The method of claim 1 , wherein the generating the second intermediate signal by processing the N+1 output signals through the third unit comprises:

generating the second intermediate signal by multiplicatively combining the N+1 output signals with a first weight vector.

6 . The method of claim 1 , wherein the input signal and the predistortion signal comprise complex values.

7 . A non-transitory computer readable medium having code stored thereon, the code when executed by a processor, causing the processor to implement the method of claim 1 .

8 . The method of claim 1 , wherein the first unit, the second unit, and the third unit comprise a neural network having at least one hidden layer.

9 . The method of claim 8 , wherein the at least one hidden layer is configured to use a split hyperbolic tangent activation function or a hyperbolic tangent activation function.

10 . A method of processing signals, comprising:

determining a predistortion signal corresponding to an input signal by processing the input signal through a multi-stage predistortion model that is based on neural network processing; and

generating a transmission waveform by processing the predistortion signal through transmission electronics;

wherein the processing the input signal through the multi-stage predistortion model comprises:

generating N+1 output signals from the input signal by processing through a first unit, where N is a positive integer;

generating a first intermediate signal by processing the input signal and the N+1 output signals through a second unit;

generating a second intermediate signal by processing the N+1 output signals through a third unit;

generating a third intermediate signal by processing the input signal through a fourth unit; and

combining the first intermediate signal, the second intermediate signal and the third intermediate signal to determine the predistortion signal.

11 . The method of claim 10 , wherein the first unit, the second unit, the third unit, and the fourth unit comprise a neural network having at least one hidden layer.

12 . The method of claim 11 , wherein the at least one hidden layer is configured to use a split hyperbolic tangent activation function or a hyperbolic tangent activation function.

13 . The method of claim 10 , wherein the generating N+1 output signals from the input signal by processing through the first unit comprises:

generating the N+1 output signals as output of one or more neural networks that operates on the input signal and one or more previous values of the input signal and a modulo of the input signal and one or more previous values of the modulo of the input signal, wherein the one or more neural networks include at least one hidden layer and wherein the hidden layer uses a pre-defined activation function.

14 . The method of claim 10 , wherein the generating N+1 output signals from the input signal by processing through the first unit comprises:

generating the N+1 output signals as output of one or more real number neural networks that operates on a real part of the input signal and one or more previous values of the real part of input signal, an imaginary part of the input signal and one or more previous values of the imaginary part of the input signal and a modulo of the input signal and one or more previous values of the modulo of the input signal, wherein the one or more real number neural networks include at least one hidden layer and wherein the hidden layer uses a pre-defined activation function.

15 . The method of claim 10 , wherein the generating the first intermediate signal by processing the input signal and the N+1 output signals through the second unit comprises:

generating the first intermediate signal by multiplicatively combining the input signal and N delayed versions of the input signal with the N+1 output signals.

16 . The method of claim 10 , wherein the generating the second intermediate signal by processing the N+1 output signals through the third unit comprises:

generating the second intermediate signal by multiplicatively combining the N+1 output signals with a first weight vector.

17 . The method of claim 16 , wherein the generating the third intermediate signal by processing the input signal through the fourth unit comprises:

generating the third intermediate signal by multiplicatively combining the input signal and L delayed versions of the input signal with a second weight vector, where L is a positive integer.

18 . A non-transitory computer readable medium having code stored thereon, the code when executed by a processor, causing the processor to implement the method of claim 10 .

19 . An apparatus for wireless communication comprising: a processor configured to:

determine a predistortion signal corresponding to an input signal by processing the input signal through a multi-stage predistortion model that is based on neural network processing; and

generate a transmission waveform by processing the predistortion signal through transmission electronics;

wherein to determine the predistortion signal, the processor is configured to:

generate N+1 output signals from the input signal by processing through a first unit, where N is a positive integer;

generate a first intermediate signal by processing the input signal and the N+1 output signals through a second unit;

generate a second intermediate signal by processing the N+1 output signals through a third unit; and

combine the first intermediate signal with the second intermediate signal to determine the predistortion signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2024
From: YANG, ZHEN
To: ZTE CORPORATION
Reel/Frame 069093/0539 →
Continuity (1)
Related Publication 20250184207A1 · Jun 5, 2025
References Cited (30)
US 8013676B2 · Su · 2011 [cited by examiner]
US 10673475B1 · Zhuo · 2020 [cited by examiner]
US 10972139B1 · Luo · 2021 [cited by applicant]
US 12047222B2 · Chen · 2024 [cited by examiner]
US 12199650B2 · Luo · 2025 [cited by examiner]
US 12368459B2 · He · 2025 [cited by examiner]
US 20030053552A1 · Hongo · 2003 [cited by examiner]
US 20050140438A1 · Jin · 2005 [cited by examiner]
US 20100253426A1 · Su · 2010 [cited by examiner]
US 20140348263A1 · Rollins · 2014 [cited by examiner]
US 20210409079A1 · Ghannouchi et al. · 2021 [cited by applicant]
US 20220385317A1 · Jung · 2022 [cited by examiner]
US 20230033203A1 · Liu et al. · 2023 [cited by applicant]
US 20230268942A1 · Ghannouchi · 2023 [cited by examiner]
US 20230275788A1 · Tanio · 2023 [cited by examiner]
CN 111245375A · 2020 [cited by applicant]
CN 113676426A · 2021 [cited by applicant]
PCT International Search Report and Written Opinion for corresponding PCT Application No. PCT/CN2022/096171, mailed Dec. 16, 2022, 8 pages. [cited by applicant]
Roslowski et al., “Experimental Evaluation of PA Digital Predistortion Based on Simple Feedforward Neural Network”, 2020 23rd International Microwave and Radar Conference (MIKON), Warsaw, Poland, Oct. 5-8, 2020, pp. 293… [cited by applicant]
Yu, “A Generalized Digital Predistortion Model Based on Artificial Neural Networks”, 2018 Asia-Pacific Microwave Conference (APMC), Kyoto, Japan, Nov. 6-9, 2018, pp. 935-937. [cited by applicant]
Wang et al., “Augmented Real-Valued Time-Delay Neural Network for Compensation of Distortions and Impairments in Wireless Transmitters”, IEEE Transactions on Neural Networks and Learning Systems, vol. 30, No. 1, Jan. 20… [cited by applicant]
Luo, et al., “Linearization Angle Widened Digital Predistortion for 5G MIMO Beamforming Transmitters”, IEEE Transactions on Microwave Theory and Techniques, vol. 69, No. 11, Nov. 2021, pp. 5008-5020. [cited by applicant]
3rd Generation Partnership Project, “AI: 8.1.5 Discussion on impact of cross-talk on UL performance” TSG RAN WG1 #107-e, R1-2110997, e-Meeting, Nov. 11-19, 2021, 9 pages. [cited by applicant]
3rd Generation Partnership Project, “Overview of evaluation on NR duplex evolution”, TSG RAN WG1 Meeting #109e, R1-2203156, e-Meeting, May 9-20, 2022, 28 pages. [cited by applicant]
3rd Generation Partnership Project, “Discussions on network energy saving techniques”, TSG RAN WG1 #109-e, R1-2203576, e-Meeting, May 9-20, 2022, 8 pages. [cited by applicant]
3rd Generation Partnership Project, “Evaluation of NR duplex evolution”, TSG-RAN WG1 Meeting #109-e, R1-2204106, e-Meeting, May 9-20, 2022, 40 pages. [cited by applicant]
3rd Generation Partnership Project, “Inputs needed from RAN4 to facilitate RAN1 study”, TSG-RAN WG1 Meeting #109-e, R1-2204109, e-Meeting, May 9-20, 2022, 12 pages. [cited by applicant]
3rd Generation Partnership Project, “Discussion on Network Energy Saving Techniques”, TSG-RAN WG1 Meeting #109-e, R1-2204812, e-Meeting, May 9-20, 2022, 7 pages. [cited by applicant]
3rd Generation Partnership Project, “Network energy saving techniques”, TSG-RAN WG1 Meeting #109-e, R1-2205046, e-Meeting, May 9-20, 2022, 19 pages. [cited by applicant]
Extended European Search Report for corresponding Application No. EP 22944159.7, dated Dec. 5, 2025, 89 pages. [cited by applicant]