IP Library › Granted Patent US 12,726,734
Granted Patent B2
US 12,726,734 · App. 18/963,458 · Granted Sep 1, 2026

Pixel of image sensor and image sensor

Inventors: Yaoyuan Wang (Beijing, CN); Ziyang Zhang (Beijing, CN); Liyuan Liu (Beijing, CN); Huanhui Zhang (Beijing, CN); Jianxing Liao (Shenzhen, CN); Ying Wang (Shenzhen, CN); Heming Huang (Shanghai, CN)
Assignees: Huawei Technologies Co., Ltd.; Institute of Semiconductors, Chinese Academy of Sciences
H04N25/77H04N23/667H04N25/768H04N25/78G01S17/894
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,726,734
App. No.
18/963,458
Granted
Sep 1, 2026
Kind
B2
Abstract

This application provides a pixel of an image sensor and an image sensor. The pixel may include an optical-to-electrical conversion circuit and a composite measurement circuit. The optical-to-electrical conversion circuit may be configured to generate a first current based on incident light that is incident on the pixel. The composite measurement circuit is coupled to the optical-to-electrical conversion circuit. The pixel may have a first operating mode and a second operating mode. The composite measurement circuit may generate a first pulse signal based on the first current when the pixel operates in the first operating mode, where the first pulse signal represents the intensity information of the incident light. When the pixel operates in the second operating mode, the pixel receives a plurality of sampling signals, and generates a plurality of second pulse signals based on the first current and the plurality of sampling signals.

Claims (81)

1 . A pixel of an image sensor, comprising:

an optical-to-electrical conversion circuit, configured to generate a first current based on incident light that is incident on the pixel; and

a composite measurement circuit, coupled to the optical-to-electrical conversion circuit, wherein

the composite measurement circuit comprises a configuration signal receiving unit, an integration unit, a comparison unit, and a delay sampling unit;

a first end of the configuration signal receiving unit is coupled to the optical-to-electrical conversion circuit, a second end of the configuration signal receiving unit is coupled to a first end of the integration unit and an input end of the comparison unit, and

wherein the configuration signal receiving unit is configured to: output the first current to the integration unit; or receive a plurality of sampling signals, and periodically output the first current to the integration unit based on signal periods of the plurality of sampling signals;

a second end of the integration unit is coupled to a first level, and the integration unit is configured to integrate the first current to obtain a measured voltage, and provide the measured voltage to the comparison unit;

an input end of the comparison unit is coupled to the first end of the integration unit, and is configured to: compare the measured voltage with a preset reference voltage, and send a comparison result signal to the delay sampling unit,

wherein based on the measured voltage being less than a reference level, a level of the comparison result signal is a second level; based on the measured voltage being greater than or equal to the reference level, a level of the comparison result signal is a third level; and the second level is greater than the third level; and

the delay sampling unit is coupled to an output end of the comparison unit, and the delay sampling unit is configured to perform sampling processing on the comparison result signal to generate a first pulse signal or a plurality of second pulse signals,

wherein the first pulse signal represents intensity information of the incident light, the plurality of sampling signals are in a one-to-one correspondence with the plurality of second pulse signals, the plurality of second pulse signals represent a phase offset between a phase of the incident light and a specified phase, and the incident light is a reflected light ray that is of the specified phase and that is incident to a target object.

2 . The pixel according to claim 1 , wherein

in a first operating mode, the pixel generates the first pulse signal based on the first current; and

in a second operating mode, the pixel receives the plurality of sampling signals, and generates the plurality of second pulse signals based on the first current and the plurality of sampling signals.

3 . The pixel according to claim 1 , wherein the optical-to-electrical conversion circuit comprises a photodiode; and

an anode of the photodiode is coupled to a first power supply level,

a cathode of the photodiode is coupled to the composite measurement circuit and a second power supply level, and

the second power supply level is greater than the first power supply level.

4 . The pixel according to claim 1 , wherein the configuration signal receiving unit comprises a first switch and a second switch;

a first end of the first switch is coupled to a third power supply level, a second end of the first switch is coupled to the optical-to-electrical conversion circuit, the second end of the first switch is coupled to a first end of the second switch, a second end of the second switch is coupled to the first end of the integration unit, and the third power supply level is less than a second power supply level; and

based on the first switch being in a turn-off state and the second switch being in a turn-on state, the first current is transmitted to the integration unit; or based on the first switch being in a turn-on state and the second switch being in a turn-off state, the first current is transmitted to the third power supply level.

5 . The pixel according to claim 4 , wherein in a first operating mode, a control end of the first switch receives a first drive signal, and the first drive signal is a fixed level signal and is used to drive the first switch to be in a turn-off state; and

the control end of the second switch receives a second drive signal, wherein the second drive signal is a fixed level signal and is used to drive the second switch to be in a turn-on state.

6 . The pixel according to claim 4 , wherein in a second operating mode, a control end of the first switch receives a third drive signal, the third drive signal is a periodic signal, and the first switch is configured to control the first switch to alternate between a turn-on state and a turn-off state based on a period of the third drive signal; and

a control end of the second switch receives the plurality of sampling signals, each sampling signal is a periodic signal, and the second switch is configured to control the second switch to alternate between a turn-on state and a turn-off state based on a period of each sampling signal, wherein

based on the second switch is being a turn-on state, the first switch is in a turn-off state; or based on the first switch being in a turn-on state, the second switch is in a turn-off state.

7 . The pixel according to claim 1 , wherein the integration unit comprises a first capacitor, a first electrode of the first capacitor is coupled to the optical-to-electrical conversion circuit through a second switch, and a second electrode of the first capacitor is coupled to the first level.

8 . The pixel according to claim 1 , wherein the comparison unit comprises a comparator;

a first input end of the comparator is coupled to the first end of the integration unit, and is configured to receive the measured voltage;

a second input end of the comparator is coupled to the reference voltage; and

an output end of the comparator is coupled to the delay sampling unit, and is configured to output the comparison result signal.

9 . The pixel according to claim 1 , wherein the delay sampling unit comprises a D latch and an NOR gate circuit;

a data input end of the D latch is coupled to the output end of the comparator, and is configured to receive the comparison result signal;

a timing control input end of the D latch is configured to receive a first clock signal;

a Q output end of the D latch is coupled to a first input end of the NOR circuit, and is configured to output a signal to the NOR circuit;

a second input end of the NOR gate circuit is configured to receive the first clock signal; and

an output end of the NOR gate circuit is coupled to an image signal processor, and is configured to output the first pulse signal or the second pulse signal.

10 . The pixel according to claim 1 , wherein the composite measurement circuit further comprises a reset switch, a first end of the reset switch is grounded, a second end of the reset switch is coupled to the first end of the integration unit, and a control end of the reset switch is coupled to the delay sampling unit, and is configured to receive the first pulse signal; and

in a time period in which a level of the first pulse signal is a fourth level, the reset switch is in a turn-off state; and in a time period in which a level of the first pulse signal is a fifth level, the reset switch is in a turn-on state, so that a voltage at the first end of the integration unit is a reset voltage, wherein the fourth level is greater than the fifth level.

11 . The pixel according to claim 1 , wherein the composite measurement circuit further comprises a read unit, and the read unit is coupled to the delay sampling unit and is coupled to an image signal processor; and

the read unit is configured to:

receive a storage signal provided by the image signal processor, and buffer the first pulse signal or the second pulse signal based on the storage signal; and

receive a scanning signal provided by the image signal processor, and output a buffered signal to the image signal processor based on the scanning signal.

12 . The pixel according to claim 11 , wherein the read unit comprises a third switch, a fourth switch, and an RS latch;

a first end of the third switch is coupled to the image signal processor, a second end of the third switch is coupled to a first electrode of the fourth switch, and a control end of the third switch is configured to receive the scanning signal provided by the image signal processor, wherein the scanning signal is used to drive the third switch to be in a turn-on state;

a second electrode of the fourth switch is grounded, and a control end of the fourth switch is coupled to a Q output end of the RS latch; and

a reset end of the RS latch is coupled to the image signal processor, and is configured to receive the storage signal or a reset signal provided by the image signal processor, a set end of the RS latch is coupled to an output end of the delay sampling unit, and is configured to receive the first pulse signal, and a level at the Q output end of the RS latch is the same as the level of the first pulse signal; or receive the second pulse signal, and a level at the Q output end of the RS latch is the same as a level of the second pulse signal.

13 . The pixel according to claim 1 , further comprising a dynamic visual measurement circuit, which is coupled to the optical-to-electrical conversion circuit and to an image signal processor, and is configured to:

generate a level indication signal based on the first current, and send the level indication signal to the image signal processor, wherein the level indication signal represents light intensity variation information of the incident light.

14 . The pixel according to claim 13 , further comprising a current mirror circuit, and the composite measurement circuit is coupled to the optical-to-electrical conversion circuit through the current mirror circuit; and

the current mirror circuit is configured to provide the composite measurement circuit with the first current generated by the optical-to-electrical conversion circuit.

15 . An image sensor, comprising an array of a plurality of pixels, wherein at least one pixel of the plurality of pixels comprises:

an optical-to-electrical conversion circuit, configured to generate a first current based on incident light that is incident on the pixel; and

a composite measurement circuit, coupled to the optical-to-electrical conversion circuit, wherein

the composite measurement circuit comprises a configuration signal receiving unit, an integration unit, a comparison unit, and a delay sampling unit;

a first end of the configuration signal receiving unit is coupled to the optical-to-electrical conversion circuit, a second end of the configuration signal receiving unit is coupled to a first end of the integration unit and an input end of the comparison unit, and

wherein the configuration signal receiving unit is configured to: output the first current to the integration unit; or receive a plurality of sampling signals, and periodically output the first current to the integration unit based on signal periods of the plurality of sampling signals;

a second end of the integration unit is coupled to a first level, and the integration unit is configured to integrate the first current to obtain a measured voltage, and provide the measured voltage to the comparison unit;

an input end of the comparison unit is coupled to the first end of the integration unit, and is configured to: compare the measured voltage with a preset reference voltage, and send a comparison result signal to the delay sampling unit,

wherein based on the measured voltage being less than a reference level, a level of the comparison result signal is a second level; based on the measured voltage being greater than or equal to the reference level, a level of the comparison result signal is a third level; and the second level is greater than the third level; and

the delay sampling unit is coupled to an output end of the comparison unit, and the delay sampling unit is configured to perform sampling processing on the comparison result signal to generate a first pulse signal or a plurality of second pulse signals,

wherein the first pulse signal represents intensity information of the incident light, the plurality of sampling signals are in a one-to-one correspondence with the plurality of second pulse signals, the plurality of second pulse signals represent a phase offset between a phase of the incident light and a specified phase, and the incident light is a reflected light ray that is of the specified phase and that is incident to a target object.

16 . The sensor according to claim 15 , further comprising an image signal processor, wherein the image signal processor is coupled to the composite measurement circuit; and

the image signal processor is configured to:

control a target pixel to be in a first operating mode, wherein the target pixel is any pixel in the at least one pixel; and

receive a first pulse signal, and determine, based on a frequency of the first pulse signal, intensity information of incident light incident on the target pixel.

17 . The sensor according to claim 16 , wherein the image signal processor is further configured to:

control the target pixel to be in a second operating mode, and sequentially send, to the target pixel based on a plurality of preset phases, a plurality of sampling signals corresponding to the plurality of phases, wherein the plurality of phases are in a one-to-one correspondence with the plurality of sampling signals;

receive a plurality of second pulse signals, wherein the plurality of sampling signals are in a one-to-one correspondence with the plurality of second pulse signals; and

determine, based on each of the plurality of second pulse signals, a phase offset between a phase of the incident light incident on the target pixel and a specified phase, wherein the incident light is a reflected light ray that is of the specified phase and that is incident to a target object.

18 . The sensor according to claim 17 , wherein the image signal processor is further configured to:

determine a quantity corresponding to each second pulse signal, wherein the quantity corresponding to each second pulse signal is a quantity of rising edges of each second pulse signal in preset duration;

determine the phase offset based on the quantity corresponding to the plurality of second pulse signals; and

determine a distance between the target pixel and the target object based on the phase offset.

19 . The sensor according to claim 15 , wherein

in a first operating mode, the at least one pixel generates the first pulse signal based on the first current; and

in a second operating mode, the at least one pixel receives the plurality of sampling signals, and generates the plurality of second pulse signals based on the first current and the plurality of sampling signals.

20 . The sensor according to claim 15 , wherein the optical-to-electrical conversion circuit comprises a photodiode; and

an anode of the photodiode is coupled to a first power supply level,

a cathode of the photodiode is coupled to the composite measurement circuit and a second power supply level, and

the second power supply level is greater than the first power supply level.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 15, 2026
From: WANG, YAOYUAN; ZHANG, ZIYANG; LIU, LIYUAN; ZHANG, HUANHUI; LIAO, JIANXING; WANG, YING; HUANG, HEMING
To: HUAWEI TECHNOLOGIES CO., LTD.; INSTITUTE OF SEMICONDUCTORS
Reel/Frame 073477/0527 →
Priority Claims (1)
CN 202210597585.4 · May 30, 2022 · national
Continuity (2)
Continuation PCTCN2023096805 · May 29, 2023
Related Publication 20250097601A1 · Mar 20, 2025
References Cited (7)
US 10382736B1 · Thurner · 2019 [cited by examiner]
US 20130278917A1 · Korekado · 2013 [cited by examiner]
US 20220113425A1 · Ayel · 2022 [cited by examiner]
CN 109313264A · 2019 [cited by applicant]
CN 115190220A · 2022 [cited by applicant]
Brandli et al., “A 240×180 130 dB 3 μs Latency Global Shutter Spatiotemporal Vision Sensor,” IEEE Journal of Solid-State Circuits, vol. 49, No. 10, doi: 10.1109/JSSC.2014.2342715, total 9 pages, Institute of Electrical … [cited by applicant]
Posch et al., “A QVGA 143 dB Dynamic Range Frame-Free PWM Image Sensor With Lossless Pixel-Level Video Compression and Time-Domain CDS,” IEEE Journal of Solid-State Circuits, vol. 46, No. 1, doi: 10.1109/JSSC.2010.20859… [cited by applicant]