IP Library Granted Patent US 12,733,407
Granted Patent B2
US 12,733,407 · App. 17/619,381 · Granted Sep 8, 2026

Circuit manufacturing method and superconducting circuit

Inventors: Tomohiro Yamaji (Tokyo, JP); Tsuyoshi Yamamoto (Tokyo, JP)
Assignee: NEC CORPORATION
H10N60/0381H10N60/0912H10N60/12H10N60/805H10N69/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,733,407
App. No.
17/619,381
Granted
Sep 8, 2026
Kind
B2
Abstract

A circuit manufacturing method according to the present disclosure is a circuit manufacturing method by deposition, comprising performing first deposition for forming a first superconductor layer, oxidizing a surface of the first superconductor layer to form an oxide film, performing second deposition for forming a second superconductor layer, whereby a circuit in which Josephson junctions are aligned is generated. A mask includes two opening parts and an odd number of first-type opening parts. The width of a first-type opening part has such a length that the area of a Josephson junction formed based on the first superconductor layer and the second superconductor layer derived from the first-type opening part becomes larger than the area of a Josephson junction formed based on the first superconductor layer and the second superconductor layer derived from the two opening parts that are adjacent to each other.

Claims (27)

1 . A superconducting circuit comprising:

a substrate;

first superconductor layers arranged on the substrate in a line shape in a predetermined direction with a predetermined gap therebetween, a surface of each of the first superconductor layers being covered with an oxide film; and

second superconductor layers arranged on the substrate and the first superconductor layers in a line shape in the predetermined direction with the predetermined gap therebetween, the pattern in which the second superconductor layers are arranged being displaced from the pattern in which the first superconductor layers are arranged, wherein

the superconducting circuit include a plurality of Josephson junctions formed by parts where the first superconductor layers and the second superconductor layers overlap each other via the oxide film,

the plurality of Josephson junctions include:

a first Josephson junction having a first area;

a second Josephson junction having a second area;

at least one third Josephson junction each having a third area and between the first Josephson junction and the second Josephson junction; and

a plurality of fourth Josephson junctions each having a fourth area and between the first Josephson junction and the second Josephson junction,

the third area is larger than the fourth area,

the number of the at least one third Josephson junction each having the third area is an odd number and the total number of the at least one third Josephson junction having the third area and the plurality of fourth Josephson junctions each having the fourth area is an odd number as well, and

the superconducting circuit includes a first series circuit in which the at least one third Josephson junction each having the third area and the plurality of fourth Josephson junctions each having the fourth area are connected in series.

2 . The superconducting circuit according to claim 1 , further comprising:

third superconductor layers arranged on the substrate in a line shape in the predetermined direction with the predetermined gap therebetween, a surface of each of the third superconductor layers being covered with an oxide film; and

fourth superconductor layers arranged on the substrate and the third superconductor layers in a line shape in the predetermined direction with the predetermined gap therebetween, the pattern in which the fourth superconductor layers are arranged being displaced from the pattern in which the third superconductor layers are arranged, wherein

the superconducting circuit further include a plurality of Josephson junctions formed by parts where the third superconductor layers and the fourth superconductor layers overlap each other via the oxide film,

the plurality of Josephson junctions formed by parts where the third superconductor layers and the fourth superconductor layers overlap each other via the oxide film include:

a fifth Josephson junction having a fifth area;

a sixth Josephson junction having a sixth area;

at least one seventh Josephson junction each having a seventh area and between the fifth Josephson junction and the sixth Josephson junction; and

a plurality of eighth Josephson junctions each having an eighth area and between the fifth Josephson junction and the sixth Josephson junction,

the seventh area is larger than the eighth area,

the number of the at least one seventh Josephson junction each having the seventh area is an odd number and the total number of the at least one seventh Josephson junction having the seventh area and the plurality of eighth Josephson junctions each having the eighth area is an odd number as well,

the superconducting circuit includes a second series circuit in which the at least one seventh Josephson junction each having the seventh area and the plurality of eighth Josephson junctions each having the eighth area are connected in series, and

the first series circuit and the second series circuit are connected to each other in a loop shape.

3 . The superconducting circuit according to claim 1 , wherein the third area is three or more times larger than the fourth area.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2021
From: YAMAJI, TOMOHIRO; YAMAMOTO, TSUYOSHI
To: NEC CORPORATION
Reel/Frame 058397/0129 →
Priority Claims (1)
JP 2019-121065 · Jun 28, 2019 · national
Continuity (1)
Related Publication 20220231216A1 · Jul 21, 2022
References Cited (13)
US 4218532A · Dunkleberger · 1980 [cited by applicant]
US 5753935A · Kurakado et al. · 1998 [cited by applicant]
US 20070281861A1 · Ishimaru · 2007 [cited by examiner]
US 20150119252A1 · Ladizinsky · 2015 [cited by examiner]
US 20160093790A1 · Rigetti · 2016 [cited by examiner]
US 20180138389A1 · Kirby · 2018 [cited by examiner]
US 20190137891A1 · Brink et al. · 2019 [cited by applicant]
JP S63318176A · 1988 [cited by applicant]
JP H03274772A · 1991 [cited by applicant]
JP 201773106A · 2017 [cited by applicant]
International Search Report for PCT Application No. PCT/JP2020/011387, mailed on Jun. 9, 2020. [cited by applicant]
C. Eichler et al., “Controlling the dynamic range of a Josephson parametric amplifier”, EPJ Quantum Technology 2014, 1:2, URL <http://www.epjquantumtechnology.com/content/1/1/2>, pp. 1-19. [cited by applicant]
V. E. Manucharyan et al., “Fluxonium: Single Cooper-Pair Circuit Free of Charge Offsets”, Science, vol. 326, Oct. 2, 2009, Downloaded from <http://science.sciencemag.org/> on Mar. 4, 2019, pp. 113-116. [cited by applicant]