IP Library › Granted Patent US 12,738,219
Granted Patent B2
US 12,738,219 · App. 18/968,943 · Granted Sep 15, 2026

Display device

Inventors: JeHyung Park (Daegu, KR); Hyewon Byeon (Gumi-si, KR)
Assignee: LG Display Co., Ltd.
G09G3/3233H10H29/32H10K59/1213G09G2300/0426G09G2300/0809G09G2300/0842G09G2300/0861G09G2310/0286G09G2320/0233G09G2330/021H10K59/131
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,738,219
App. No.
18/968,943
Granted
Sep 15, 2026
Kind
B2
Abstract

A display device includes a plurality of subpixels, a plurality of subpixel circuits in the plurality of subpixels, each of the plurality of subpixel circuits comprising a driving transistor, and a plurality of constant voltage lines connected to the plurality of subpixel circuits. A gate electrode of the driving transistor overlaps at least one of the plurality of constant voltage lines. The plurality of constant voltage lines comprise a first constant voltage line to which a first constant voltage is applied, and a second constant voltage line to which a second constant voltage is applied. The gate electrode of the driving transistor overlaps the first constant voltage line and the second constant voltage line.

Claims (51)

1 . A display device comprising:

a plurality of subpixels;

a plurality of subpixel circuits in the plurality of subpixels, each of the plurality of subpixel circuits comprising a driving transistor; and

a plurality of constant voltage lines connected to the plurality of subpixel circuits,

wherein a gate electrode of the driving transistor overlaps at least one of the plurality of constant voltage lines,

wherein the plurality of constant voltage lines comprise a first constant voltage line to which a first constant voltage is applied, and a second constant voltage line to which a second constant voltage is applied, and

wherein the gate electrode of the driving transistor overlaps the first constant voltage line and the second constant voltage line.

2 . The display device of claim 1 , wherein the first constant voltage is one of a reference voltage or a high-potential power voltage.

3 . The display device of claim 1 , wherein one of a reference voltage or a high-potential power voltage is the first constant voltage, and the other of the reference voltage and the high-potential power voltage is the second constant voltage.

4 . The display device of claim 1 , further comprising:

a substrate;

a gate insulation layer between an active layer of the driving transistor and the gate electrode of the driving transistor; and

an interlayer insulation layer between the gate electrode of the driving transistor and a source electrode and a drain electrode of the driving transistor,

wherein at least one of the plurality of constant voltage lines is on the interlayer insulation layer and overlaps the gate electrode of the driving transistor.

5 . The display device of claim 4 , wherein the substrate comprises:

a first plastic substrate;

a second plastic substrate; and

an inorganic layer between the first plastic substrate and the second plastic substrate.

6 . The display device of claim 4 , wherein the substrate comprises glass.

7 . The display device of claim 4 , wherein the gate electrode of the driving transistor comprises:

a first portion overlapping the active layer of the driving transistor; and

a second portion extending from the first portion and overlapping at least one of the plurality of constant voltage lines.

8 . The display device of claim 1 , wherein the plurality of subpixel circuits comprises:

the driving transistor configured to control a drive current to be applied to a light-emitting element;

a first transistor configured to provide a data voltage to a first node in response to a first scan signal;

a second transistor configured to provide a voltage of a second node to a third node in response to a second scan signal;

a third transistor configured to provide a voltage of the third node to a fourth node in response to a light emission signal;

a fourth transistor configured to provide a reference voltage to the fourth node in response to the second scan signal; and

a fifth transistor configured to provide the reference voltage to the first node in response to the light emission signal.

9 . The display device of claim 1 , wherein each of the plurality of subpixel circuits further comprises a storage capacitor, and

wherein the gate electrode of the driving transistor and the at least one of the plurality of constant voltage lines forms an auxiliary capacitor.

10 . A display device comprising:

a substrate on which a plurality of subpixels are defined;

a driving transistor in each of the plurality of subpixels on the substrate;

a first constant voltage line connected to the plurality of subpixels and to which a first constant voltage is applied; and

a second constant voltage line connected to the plurality of subpixels and to which a second constant voltage is applied,

wherein a gate electrode of the driving transistor overlaps the first constant voltage line and the second constant voltage line.

11 . The display device of claim 10 , wherein the substrate comprises:

a first organic layer;

a second organic layer on the first organic layer; and

an inorganic layer between the first organic layer and the second organic layer.

12 . The display device of claim 10 , wherein the substrate comprises glass.

13 . The display device of claim 10 , wherein the first constant voltage is one of a reference voltage or a high-potential voltage, and the second constant voltage is the other of the reference voltage and the high-potential voltage.

14 . A display device comprising:

a plurality of subpixels;

a plurality of subpixel circuits disposed in the plurality of subpixels respectively,

wherein each of plurality of subpixel circuits comprises:

a driving transistor;

a storage capacitor connected to the driving transistor;

a first auxiliary capacitor disposed between a gate electrode of the driving transistor and a reference voltage line; and

a second auxiliary capacitor disposed between a gate electrode of the driving transistor and a high-potential voltage line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2024
From: PARK, JEHYUNG; BYEON, HYEWON
To: LG DISPLAY CO., LTD.
Reel/Frame 069508/0087 →
Priority Claims (1)
KR 10-2023-0181086 · Dec 13, 2023 · national
Continuity (1)
Related Publication 20250201192A1 · Jun 19, 2025
References Cited (14)
US 10510302B2 · Yoo · 2019 [cited by examiner]
US 11373599B1 · Chen · 2022 [cited by examiner]
US 11562700B2 · Lee et al. · 2023 [cited by applicant]
US 11721287B2 · Zhang et al. · 2023 [cited by applicant]
US 20130187554A1 · Ono · 2013 [cited by examiner]
US 20210028261A1 · Lee · 2021 [cited by examiner]
US 20220172683A1 · Lee et al. · 2022 [cited by applicant]
US 20230337465A1 · Huang et al. · 2023 [cited by applicant]
US 20240107812A1 · Kim · 2024 [cited by examiner]
US 20240306463A1 · Sung · 2024 [cited by examiner]
US 20240324294A1 · Yeo · 2024 [cited by examiner]
US 20250140184A1 · Fan · 2025 [cited by examiner]
KR 1020220074394A · 2022 [cited by applicant]
Intellectual Property Office of the United Kingdom, Combined Search and Examination Report, United Kingdom Patent Application No. GB2415329.8, Apr. 15, 2025, seven pages. [cited by applicant]