IP Library Granted Patent US 12,745,479
Granted Patent B2
US 12,745,479 · App. 17/888,509 · Granted Sep 22, 2026

Sensing device and fabricating method of the same

Inventors: Chia-Ming Chang (Hsinchu, TW); Ruei-Pei Chen (Hsinchu, TW); Chia-Hsiu Tsai (Hsinchu, TW); Chun-Lin Chen (Hsinchu, TW)
Assignee: AUO Corporation
H10F39/811H10F30/223H10F39/191H10F77/169H10F77/20
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,745,479
App. No.
17/888,509
Granted
Sep 22, 2026
Kind
B2
Abstract

A sensing device including a substrate, a switching element, a sensing element and a common electrode is provided. The switching element is disposed on the substrate and includes a source electrode. The sensing element is disposed at one side of the switching element and includes a lower electrode, a photoelectric conversion layer and an upper electrode. The lower electrode is electrically connected to the source electrode. The photoelectric conversion layer is disposed on the lower electrode. The upper electrode is disposed on the photoelectric conversion layer. The common electrode is electrically connected to the upper electrode and belongs to the same film layer as the source electrode. A fabricating method of a sensing device is also provided.

Claims (21)

1 . A sensing device, comprising:

a substrate;

a switching element, disposed on the substrate, and comprising a bottom gate electrode, a top gate electrode, a drain electrode, a source electrode, a semiconductor layer located between the bottom gate electrode and the top gate electrode, a first island-shaped gate insulating layer disposed between the bottom gate electrode and the semiconductor layer, and a second island-shaped gate insulating layer disposed between the top gate electrode and the semiconductor layer,

wherein the source electrode and the drain electrode are arranged along a first direction,

wherein each of the first island-shaped gate insulating layer and the second island-shaped gate insulating layer has a first side surface and a second side surface opposite to the first side surface, and the first side surface and the second side surface are arranged along a second direction perpendicular to the first direction,

wherein the top gate electrode has two parts extend downward along a normal direction of the substrate to respectively cover the first side surfaces and the second side surfaces so that two end portions of the top gate electrode respectively physically contact two end portions of the bottom gate electrode to form an annular gate completely surrounding the semiconductor layer, wherein the two end portions of the top gate electrode are arranged along the second direction, and the two end portions of the bottom gate electrode are arranged along the second direction;

a sensing element, disposed at one side of the switching element, and comprising:

a lower electrode, electrically connected to the source electrode;

a photoelectric conversion layer, disposed on the lower electrode; and

an upper electrode, disposed on the photoelectric conversion layer;

a top insulating layer disposed on the sensing element and the top gate electrode of the switching element, having a first through hole, a second through hole, a third through hole and a fourth through hole, wherein the drain electrode is electrically connected to a drain region of the semiconductor layer through the first through hole, the source electrode is electrically connected to a source region of the semiconductor layer through the second through hole, and the lower electrode is electrically connected to the source electrode through the third through hole; and

a common electrode extending along the second direction, electrically connected to the upper electrode and belonging to a same film layer as the source electrode, wherein the upper electrode is electrically connected to the common electrode through the fourth through hole of the top insulating layer,

wherein a spacing between the lower electrode and the substrate is less than a spacing between the semiconductor layer and the substrate, with the proviso that the lower electrode is in contact with the photoelectric conversion layer.

2 . The sensing device as claimed in claim 1 , wherein the top gate electrode and the lower electrode belong to a same film layer.

3 . The sensing device as claimed in claim 1 , further comprising a data line, and the data line and the source electrode belonging to a same film layer.

4 . The sensing device as claimed in claim 3 , further comprising a scan line, wherein a spacing between the scan line and the data line is 3,000-12,000 Å in a direction normal to the substrate.

5 . The sensing device as claimed in claim 1 , wherein the photoelectric conversion layer completely overlaps the lower electrode, and the upper electrode completely overlaps the photoelectric conversion layer.

6 . The sensing device as claimed in claim 1 , wherein an orthographic projection of the lower electrode on the substrate is outside an orthographic projection of the semiconductor layer on the substrate.

7 . The sensing device as claimed in claim 1 , wherein the source electrode electrically connects the semiconductor layer with the lower electrode, and a portion of the source electrode between the semiconductor layer and the lower electrode has a step profile in a cross-sectional view cut through the semiconductor layer and the lower electrode.

8 . The sensing device as claimed in claim 1 , wherein a central axis of the annular gate is located in the semiconductor layer.

9 . The sensing device as claimed in claim 1 , wherein the drain electrode is disposed at a side of the annular gate opposite the source electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2022
From: CHANG, CHIA-MING; CHEN, RUEI-PEI; TSAI, CHIA-HSIU; CHEN, CHUN-LIN
To: AUO CORPORATION
Reel/Frame 060878/0971 →
Continuity (2)
Provisional Application 63300734 · Jan 19, 2022
Related Publication 20230230996A1 · Jul 20, 2023
References Cited (29)
US 8035110B2 · Kim · 2011 [cited by examiner]
US 9496287B2 · Kohara · 2016 [cited by examiner]
US 9985061B2 · Miyamoto et al. · 2018 [cited by applicant]
US 10340389B2 · Kong et al. · 2019 [cited by applicant]
US 10475824B2 · Ren et al. · 2019 [cited by applicant]
US 11296249B2 · Zhou et al. · 2022 [cited by applicant]
US 11502115B2 · Suzuki · 2022 [cited by examiner]
US 12563838B2 · Suzuki · 2026 [cited by examiner]
US 20040235261A1 · Konishi · 2004 [cited by examiner]
US 20110042667A1 · Kawamura · 2011 [cited by examiner]
US 20160225814A1 · Ho · 2016 [cited by examiner]
US 20170025548A1 · Yamazaki · 2017 [cited by examiner]
US 20170092673A1 · Miyamoto et al. · 2017 [cited by applicant]
US 20170104090A1 · Koezuka · 2017 [cited by examiner]
US 20170170218A1 · Park · 2017 [cited by examiner]
US 20170207346A1 · Kong et al. · 2017 [cited by applicant]
US 20180114866A1 · Lee · 2018 [cited by examiner]
US 20190019813A1 · Ren · 2019 [cited by examiner]
US 20210050469A1 · Zhou et al. · 2021 [cited by applicant]
US 20220376076A1 · Kaneko · 2022 [cited by examiner]
CN 105097941 · 2015 [cited by applicant]
CN 107359168 · 2017 [cited by applicant]
CN 110444553 · 2019 [cited by applicant]
CN 112018212 · 2020 [cited by applicant]
CN 113451332 · 2021 [cited by applicant]
KR 20190028194 · 2019 [cited by applicant]
WO 2015141777 · 2015 [cited by applicant]
Wang et al., Dual-gate photo thin-film transistor: a “smart” pixel for high-resolution and low-dose X-ray imaging, J. Phys.: Conf. Ser. 619 012023 (Year: 2015). [cited by examiner]
X. He et al., “Characteristics of double-gate a-IGZO TFT,” 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Guilin, China, 2014, pp. 1-3 (Year: 2014). [cited by examiner]