IP Library › Granted Patent US 12,748,506
Granted Patent B2
US 12,748,506 · App. 19/292,175 · Granted Sep 29, 2026

Display

Inventors: Hiroshi Mizuhashi (Saitama, JP); Joo Hoon Lee (Saitama, JP); Fumitaka Goto (Saitama, JP)
Assignee: Wacom Co., Ltd.
G06F3/04164G06F3/0412G06F3/04166G06F3/0445G06F3/0446G06F3/046G06F2203/04106G06F2203/04111G06F2203/04114
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,748,506
App. No.
19/292,175
Granted
Sep 29, 2026
Kind
B2
Abstract

A display is provided which is capable of detecting positions of both a finger and an electromagnetic resonance pen. The display includes a display layer including a group of light-emitting elements disposed in a display area and a group of pixel drive circuits for turning on and off the light-emitting elements, an encapsulation layer encapsulating the display layer, a group of linear electrodes disposed on the encapsulation layer, and a group of routing paths having ends connected to the linear electrodes. A switching circuit is disposed in the display layer within the display area and is connected to other ends of the routing paths, for switching between a first mode in which the linear electrodes are used to detect induced currents and a second mode in which the linear electrodes are used to detect capacitances.

Claims (52)

1 . A display, comprising:

a display layer including a group of light-emitting elements disposed in a display area and a group of pixel drive circuits for turning on and off the light-emitting elements;

an encapsulation layer encapsulating the display layer;

a group of linear electrodes disposed on the encapsulation layer;

a group of routing paths having first ends connected to the linear electrodes;

a switching circuit disposed in the display layer within the display area and connected to second ends of the routing paths, for switching between a first mode in which the linear electrodes are used to detect induced currents and a second mode in which the linear electrodes are used to detect capacitances;

a group of first drive lines to be supplied with first drive signals from a sensor controller; and

a group of second drive lines to be supplied with second drive signals that are in opposite phase to the first drive signals from the sensor controller;

wherein

the switching circuit includes a selection circuit for switching connections between the first drive lines and the routing paths;

the selection circuit connects either the first drive lines or the second drive lines to the routing paths; and

the first drive lines and the second drive lines extend in the same layer as data lines which supply drive currents to the group of light-emitting elements.

2 . The display according to claim 1 , wherein the group of linear electrodes includes a plurality of linear electrodes extending in a first direction,

the routing paths extend in the first direction, and

the first drive lines and the second drive lines extend in a second direction which crosses the first direction.

3 . The display according to claim 1 , wherein the first drive lines and the second drive lines extend in the display area.

4 . The display according to claim 1 , wherein the first drive lines and the second drive lines extend outside of the display area.

5 . The display according to claim 1 , wherein the routing paths extend from an upper side to a lower side of the encapsulating layer to enclose dams which form an edge portion of the encapsulation layer.

6 . The display according to claim 1 , wherein the first drive signals include alternating signals.

7 . The display according to claim 1 , wherein the first drive signals include signals generated by a switch being turned on and off.

8 . The display according to claim 1 , further comprising:

a reference line extending at second ends of the linear electrodes, wherein

the switching circuit includes a circuit for switching connections between the reference line and the linear electrodes.

9 . The display according to claim 1 , wherein

the group of linear electrodes includes a plurality of first linear electrodes to be supplied with alternating currents or voltage signals, and

the switching circuit includes a circuit for connecting first ends of the first linear electrodes to each other when the first linear electrodes are supplied with the alternating currents and disconnecting the first ends of the first linear electrodes from each other when the first linear electrodes are supplied with the voltage signals.

10 . The display according to claim 9 , further comprising:

a terminal area for connecting the group of linear electrodes to the sensor controller, wherein

the switching circuit extends along an edge of the display area that is opposite from the terminal area.

11 . The display according to claim 1 , wherein

the group of linear electrodes includes a plurality of first linear electrodes extending in a first direction,

the switching circuit includes a first switching circuit disposed at first ends of the first linear electrodes, a second switching circuit disposed at second ends of the first linear electrodes, a third switching circuit disposed at the first ends of the first linear electrodes, and a fourth switching circuit disposed at the second ends of the first linear electrodes,

the first ends of the first linear electrodes are alternately connected to the first switching circuit and the third switching circuit, and

the second ends of the first linear electrodes are alternately connected to the second switching circuit and the fourth switching circuit.

12 . The display according to claim 11 , wherein

the first switching circuit has a plurality of single-pole single-throw switches connected between the first ends of adjacent twos of the first linear electrodes, to which the first switching circuit is connected, and

the second switching circuit has a plurality of single-pole single-throw switches connected between the second ends of adjacent twos of the first linear electrodes, to which the second switching circuit is connected.

13 . The display according to claim 11 , wherein the third switching circuit and the fourth switching circuit include circuits for extracting induced currents or voltage signals from the first linear electrodes.

14 . The display according to claim 11 , wherein the third switching circuit and the fourth switching circuit include circuits for generating and supplying alternating currents or voltage signals to the first linear electrodes.

15 . The display according to claim 1 , wherein

the switching circuit includes a group of drive circuits for generating and supplying, to the linear electrodes, alternating currents or voltage signals depending on phase setting values supplied from the sensor controller, and

the sensor controller supplies the phase setting values to the drive circuits by supplying the drive circuits with first data signals that are activated when the phase setting values represent 0° and second data signals that are activated when the phase setting values represent 180°.

16 . The display according to claim 15 , wherein the drive circuits are configured to be operable in a bootstrapping mode for reducing gate potentials of low-side P-channel metal-oxide semiconductor field effect transistors at output stages to a level which is lower than a low level.

17 . A display, comprising:

a display layer including a group of light-emitting elements disposed in a display area and a group of pixel drive circuits for turning on and off the light-emitting elements;

a group of linear electrodes superposed on the display layer; and

a group of drive circuits disposed in the display layer for driving the linear electrodes, wherein

the drive circuits are formed of one or more metal-oxide semiconductor field effect transistors all of the same channel type; and

the drive circuits are configured to be operable in a bootstrapping mode for reducing gate potentials of low-side P-channel metal-oxide semiconductor field effect transistors at output stages to a level lower than a low level.

18 . The display according to claim 17 , wherein

the drive circuits include circuits for generating and supplying, to the linear electrodes, alternating currents or voltage signals depending on phase setting values supplied from a sensor controller, and

the sensor controller supplies the phase setting values to the drive circuits by supplying the drive circuits with first data signals that are activated when the phase setting values represent 0° and second data signals that are activated when the phase setting values represent 180°.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2025
From: MIZUHASHI, HIROSHI; LEE, JOO HOON; GOTO, FUMITAKA
To: WACOM CO., LTD.
Reel/Frame 071961/0803 →
Priority Claims (1)
JP 2023-090702 · Jun 1, 2023 · national
Continuity (2)
Continuation PCTJP2024017583 · May 13, 2024
Related Publication 20250362770A1 · Nov 27, 2025
References Cited (35)
US 10739889B2 · Hwang et al. · 2020 [cited by applicant]
US 11462597B2 · Gwon et al. · 2022 [cited by applicant]
US 11656729B2 · Park · 2023 [cited by examiner]
US 12079421B2 · Lim · 2024 [cited by examiner]
US 12236037B2 · Gao · 2025 [cited by examiner]
US 12474801B1 · Vaze · 2025 [cited by examiner]
US 20040155871A1 · Perski et al. · 2004 [cited by applicant]
US 20120154327A1 · Liu · 2012 [cited by examiner]
US 20120327040A1 · Simon · 2012 [cited by examiner]
US 20130113743A1 · Han · 2013 [cited by examiner]
US 20140071082A1 · Singh et al. · 2014 [cited by applicant]
US 20140078104A1 · Lee · 2014 [cited by examiner]
US 20150015536A1 · Chang · 2015 [cited by examiner]
US 20150097808A1 · Roh et al. · 2015 [cited by applicant]
US 20160041677A1 · Tahara · 2016 [cited by examiner]
US 20160195946A1 · Ahn · 2016 [cited by examiner]
US 20160246399A1 · Huang et al. · 2016 [cited by applicant]
US 20170277297A1 · Li et al. · 2017 [cited by applicant]
US 20180032205A1 · Katsuta · 2018 [cited by examiner]
US 20180095571A1 · Park · 2018 [cited by examiner]
US 20190324580A1 · Tanaka · 2019 [cited by applicant]
US 20200026390A1 · Gwon et al. · 2020 [cited by applicant]
US 20220091686A1 · Nomura · 2022 [cited by examiner]
US 20230049665A1 · Lim · 2023 [cited by examiner]
US 20230214053A1 · Lim · 2023 [cited by examiner]
US 20230367413A1 · Gao · 2023 [cited by examiner]
US 20240385716A1 · Lim · 2024 [cited by examiner]
US 20250315139A1 · Mizuhashi · 2025 [cited by examiner]
US 20250362770A1 · Mizuhashi · 2025 [cited by examiner]
JP 2018022226A · 2018 [cited by applicant]
JP 2019035842A · 2019 [cited by applicant]
JP 2019191212A · 2019 [cited by applicant]
WO 2014014493A1 · 2014 [cited by applicant]
International Search Report mailed Jul. 30, 2024, for International Application No. PCT/JP2024/017583. (5 pages). [cited by applicant]
Written Opinion of the International Searching Authority mailed Jul. 30, 2024, for International Application No. PCT/JP2024/017583. (5 pages). [cited by applicant]