Array architecture and process flow of nonvolatile memory devices for mass storage applications
View Patent ↗In this invention a process for a flash memory cell and an architecture for using the flash memory cell is disclosed to provide a nonvolatile memory having a high storage density. Adjacent columns of cells share the same source and the source line connecting these sources runs vertically in the memory layout, connecting to the sources of adjacent columns memory cells. Bit lines connect to drains of cells in adjacent columns and are laid out vertically, alternating with source lines in an every other column scheme. Wordlines made of a second layer of polysilicon form control gates of the flash memory cells and are continuous over the full width of a memory partition. Programming is done in a vertical page using hot electrons to inject charge onto the floating gates. the cells are erased using Fowler-Nordheim tunneling of electrons from the floating gate to the control gate by way of inter polysilicon oxide formed on the walls of the floating gates.
1. A non volatile memory, comprising:
a) flash memory cells organized in rows and columns,
b) cells in a row are interconnected by a wordline connecting to control gates of said flash memory cells in said row,
c) cell layout in a column mirrors cell layout in adjacent columns producing a first pair of adjacent columns with drains close together and a second pair of adjacent columns with sources close together,
d) a bit lines extend full length of said columns, laying between said first pair of adjacent columns and connecting said drains of said first pair of adjacent columns to a sense amplifier,
e) a source lines extend full length of said columns, laying between said second pair of adjacent columns and connecting said sources of said second pair of adjacent columns to source voltages.
2. The non volatile memory of claim 1 wherein, cell layout in a column is an opposite cell layout in an adjacent column producing a first adjacent column with drains of cells connected to a first source line and sources of cells connected to a first bit line, and a second adjacent column with drains of cells connected to said first source line and sources of cell in said second adjacent column connected to a second bit line, allowing vertical page programming and horizontal page/block erase.
3. The non volatile memory of claim 2 wherein, bit lines extend full length of said columns, laying between a first pair of adjacent columns, connecting to said sources of a first column of said first pair of adjacent columns, to said sources of a second column of said first pair of adjacent columns, and connecting to a sense amplifier.
4. The non volatile memory of claim 2 wherein, source lines extend full length of said columns, laying between a second pair of adjacent columns, connecting to said drains of a first column of said second pair of adjacent columns, connecting to said drains of said second pair of adjacent columns, and connecting to a source voltage.