IP Library Granted Patent US 6,927,083
Granted Patent B2
US 6,927,083 · App. 10/771,796 · Granted Aug 9, 2005

Method for constructing a wafer-interposer assembly

Assignee: Eaglestone Partners I, LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,927,083
App. No.
10/771,796
Granted
Aug 9, 2005
Kind
B2
Abstract

A method for reducing the likelihood of damaging a semiconductor wafer ( 18 ) and the integrated circuit chips of the semiconductor wafer ( 18 ) during handling utilizes a wafer interposer ( 12 ) having a wafer receiving portion ( 28 ) and a handling portion ( 30 ). The wafer receiving portion ( 28 ) of the wafer interposer ( 12 ) has a plurality of contact pads ( 22 ) that are electrically and non-temporarily mechanically connected to the contact pads of the integrated circuit chips of the wafer ( 18 ). The handling portion ( 30 ) of the wafer interposer ( 12 ) extends outwardly from the wafer receiving portion ( 28 ) such that the handling portion ( 30 ) is accessible to handling equipment without the handling equipment contacting the attached wafer ( 18 ).

Claims (36)

1. A method for constructing a wafer-interposer assembly comprising the steps of:

providing a wafer having a plurality of integrated circuit chips each having a plurality of contact pads; and

connecting the wafer to a wafer receiving portion of a wafer interposer to form a wafer-interposer assembly by electrical and non-temporary mechanical connection of at least some of the contact pads of the integrated circuit chips with contact pads of the wafer receiving portion, the wafer interposer having a handling portion extending outwardly from the wafer receiving portion.

2. The method as recited in claim 1 further comprising the step of magnetically accessing the wafer-interposer assembly via at least one magnet operably associated with the handling portion of the wafer interposer.

3. The method as recited in claim 1 further comprising the step of securably coupling to the wafer-interposer assembly via at least one locking member operably associated with the handling portion of the wafer interposer.

4. The method as recited in claim 1 further comprising the step of disposing at least one stiffening member within the handling portion of the wafer interposer.

5. The method as recited in claim 1 further comprising the step of moving the wafer-interposer assembly using a set of bearings in the handling portion of the wafer interposer.

6. The method as recited in claim 1 further comprising the step of disposing a cushioning member around at least part of the handling portion of the wafer interposer.

7. The method as recited in claim 1 further comprising the step of removably attaching a cover to the handling portion of the wafer interposer that extends across the wafer receiving portion.

8. The method as recited in claim 1 further comprising the step of testing the integrated circuit chips of the wafer without contacting the integrated circuit chips.

9. A method for reducing the likelihood of damaging a wafer during handling comprising the steps of:

providing a wafer having a plurality of integrated circuit chips each having a plurality of contact pads;

connecting the wafer to a wafer receiving portion of a wafer interposer to form a wafer-interposer assembly by electrical and non-temporary mechanical connection of at least some of the contact pads of the integrated circuit chips with contact pads of the wafer receiving portion; and

accessing a handling portion of the wafer interposer that is operably associated with the wafer receiving portion without contacting the wafer.

10. The method as recited in claim 9 wherein the step of accessing the handling portion of the wafer interposer without contacting the wafer further comprises accessing at least one slot operably associated with the handling portion of the wafer interposer.

11. The method as recited in claim 9 wherein the step of accessing the handling portion of the wafer interposer without contacting the wafer further comprises accessing at least one hole operably associated with the handling portion of the wafer interposer.

12. The method as recited in claim 9 wherein the step of accessing the handling portion of the wafer interposer without contacting the wafer further comprises accessing at least one receiving member operably associated with the handling portion of the wafer interposer.

13. The method as recited in claim 9 wherein the step of accessing the handling portion of the wafer interposer without contacting the wafer further comprises accessing at least one magnet operably associated with the handling portion of the wafer interposer.

14. The method as recited in claim 9 wherein the step of accessing the handling portion of the wafer interposer without contacting the wafer further comprises securably coupling to the wafer-interposer assembly via at least one locking member operably associated with the handling portion of the wafer interposer.

15. The method as recited in claim 9 further comprising the step of disposing at least one stiffening member within the handling portion of the wafer interposer.

16. The method as recited in claim 9 further comprising the step of moving the wafer-interposer assembly using a set of bearings in the handling portion of the wafer interposer.

17. The method as recited in claim 9 further comprising the step of disposing a cushioning member around at least part of the handling portion of the wafer interposer.

18. The method as recited in claim 9 further comprising the step of removably attaching a cover to the handling portion of the wafer interposer that extends across the wafer receiving portion.

19. The method as recited in claim 9 further comprising the step of testing the integrated circuit chips of the water without contacting the integrated circuit chips.

20. A method for constructing chip assemblies comprising the steps of:

providing a wafer having a plurality of integrated circuit chips each having a plurality of contact pads;

connecting the wafer to a wafer receiving portion of a wafer interposer to form a wafer-interposer assembly by electrical and non-temporary mechanical connection of at least some of the contact pads of the integrated circuit chips with contact pads of the wafer receiving portion;

accessing a handling portion of the wafer interposer that extends outwardly from the wafer receiving portion without contacting the wafer;

separating the handling portion of the wafer interposer from the wafer interposer; and

singulating the wafer-interposer assembly into a plurality of chip assemblies, each chip assembly including at least one of the integrated circuit chips and a portion of the water interposer.

21. The method as recited in claim 20 wherein the step of separating the handling portion occurs prior to the step of singulating the wafer-interposer assembly.

22. The method as recited in claim 20 wherein the step of separating the handling portion occurs substantially simultaneously with the step of singulating the wafer-interposer assembly.

23. The method as recited in claim 20 further comprising the step of mounting at least one of the chip assemblies on a substrate.

24. The method as recited in claim 20 wherein the step of accessing the handling portion of the water interposer without contacting the wafer further comprises accessing at least one slot operably associated with the handling portion of the wafer interposer.

25. The method as recited in claim 20 wherein the step of accessing the handling portion of the wafer interposer without contacting the wafer further comprises accessing at least one hole operably associated with the handling portion of the wafer interposer.

26. The method as recited in claim 20 wherein the step of accessing the handling portion of the wafer interposer without contacting the wafer further comprises accessing at least one receiving member operably associated with the handling portion of the wafer interposer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2008
From: EAGLESTONE INVESTMENT PARTNERS I, L.P.
To: TRANSPACIFIC MULTICAST, LLC
Reel/Frame 021450/0271 →
SECURITY AGREEMENT Recorded Jun 13, 2005
From: MICRO-ASI, INC.
To: EAGLESTONE INVESTMENT PARTNERS I, L.P.
Reel/Frame 016127/0641 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2005
From: KLINE, JERRY D.
To: MICRO-ASI, INC.
Reel/Frame 015989/0663 →
Continuity (2)
Division 0970787300 · Nov 7, 2000
Related Publication 20040166663A1 · Aug 26, 2004