IP Library Granted Patent US 6,967,494
Granted Patent B2
US 6,967,494 · App. 10/772,951 · Granted Nov 22, 2005

Wafer-interposer assembly

Assignee: Eaglestone Partners I, LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,967,494
App. No.
10/772,951
Granted
Nov 22, 2005
Kind
B2
Abstract

A wafer-interposer assembly ( 10 ) includes a semiconductor wafer ( 12 ) having a plurality of semiconductor die ( 14 ) that have a plurality of first electrical contact pads ( 16 ). An interposer ( 22 ) is connected to the semiconductor wafer ( 12 ) such that a plurality of second electrical contact pads ( 26 ) associated with the interposer ( 22 ) are respectively connected to at least some of the first electrical contact pads ( 16 ) via conductive attachment elements ( 20 ). A communication interface ( 28 ) is integrally associated with the interposer ( 22 ) and electrically connected to at least some of the plurality of second electrical contact pads ( 26 ). The interposer ( 22 ) and the semiconductor wafer ( 12 ) are operable to be singulated into a plurality of chip assemblies.

Claims (30)

1. A wafer-interposer assembly comprising:

a semiconductor wafer including a plurality of semiconductor die, each semiconductor die having a plurality of first electrical contact pads;

an interposer electrically connected and mechanically secured to the semiconductor wafer, the interposer including a plurality of second electrical contact pads respectively electrically connected and mechanically secured to at least some of the first electrical contact pads via soldered connections such that the interposer and the semiconductor wafer are operable to be singulated into a plurality of chip assemblies, each chip assembly comprising a semiconductor die and a portion of the interposer electrically connected and mechanically secured to one another via soldered connections; and

a communication interface integrally associated with the interposer and electrically connected to at least some of the second electrical contact pads.

2. The water-interposer assembly as recited in claim 1 wherein the communication interface further comprises an integral edge connector with pins.

3. The water-interposer assembly as recited in claim 1 wherein the communication interface further comprises an integral bayonet connector with pins.

4. The wafer-interposer assembly as recited in claim 1 wherein the communication interface further comprises a connector added to the wafer-interposer assembly.

5. The wafer-interposer assembly as recited in claim 1 wherein the communication interface further comprises soldered connections.

6. The wafer-interposer assembly as recited in claim 1 wherein the communication interface further comprises a ribbon connector.

7. The wafer-interposer assembly as recited in claim 1 wherein the communication interface further comprises an RF connector.

8. The wafer-interposer assembly as recited in claim 1 wherein the communication interface further comprises an optical connector.

9. The wafer-interposer assembly as recited in claim 1 wherein the communication interface further comprises a transmit/receive antenna.

10. The wafer-interposer assembly as recited in claim 1 wherein the communication interface further comprises a quick release device.

11. The wafer-interposer assembly as recited in claim 1 wherein the communication interface is operably coupled to a testing apparatus that tests at least some of the semiconductor die prior to the singulation of the interposer and the semiconductor wafer.

12. The wafer-interposer assembly as recited in claim 1 wherein the communication interface is operably coupled to a testing apparatus that burn-in tests at least some of the semiconductor die prior to the singulation of the interposer and the semiconductor wafer.

13. A wafer-interposer assembly comprising:

a semiconductor wafer including a plurality of semiconductor die having a pattern of first electrical contact pads disposed thereon;

an interposer electrically connected and mechanically secured to the semiconductor wafer, the interposer having a first surface with a pattern of second electrical contact pads disposed thereon, at least some of which correspond to and are electrically connected and mechanically secured to at least some of the first electrical contact pads via soldered connections, the interposer also having a second surface having a pattern of third electrical contact pads that are electrically connected to at least some of the second electrical contact pads, such that the interposer and the semiconductor wafer are operable to be singulated into a plurality of chip assemblies, each including a semiconductor die and a portion of the interposer that remain electrically connected and mechanically secured to one another via soldered connections; and

a communication interface integrally associated with the interposer and electrically connected to at least some of the second electrical contact pads.

14. The wafer-interposer assembly as recited in claim 13 wherein the communication interface further comprises an integral edge connector with pins.

15. The wafer-interposer assembly as recited in claim 13 wherein the communication interface further comprises an integral bayonet connector with pins.

16. The wafer-interposer assembly as recited in claim 13 wherein the communication interface further comprises a connector added to the wafer-interposer assembly.

17. The wafer-interposer assembly as recited in claim 13 wherein the communication interface further comprises soldered connections.

18. The wafer-interposer assembly as recited in claim 13 wherein the communication interface further comprises a ribbon connector.

19. The wafer-interposer assembly as recited in claim 13 wherein the communication interface further comprises an RF connector.

20. The wafer-interposer assembly as recited in claim 13 wherein the communication interface further comprises an optical connector.

21. The wafer-interposer assembly as recited in claim 13 wherein the communication interface further comprises a transmit/receive antenna.

22. The wafer-interposer assembly as recited in claim 13 wherein the communication interface further comprises a quick release device.

23. The wafer-interposer assembly as recited in claim 13 wherein the communication interface is operably coupled to a testing apparatus that tests at least some of the semiconductor die prior to the singulation of the interposer and the semiconductor wafer.

24. The water-interposer assembly as recited in claim 13 wherein the communication interface is operably coupled to a testing apparatus that burn-in tests at least some of the semiconductor die prior to the singulation of the interposer and the semiconductor wafer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2008
From: EAGLESTONE INVESTMENT PARTNERS I, L.P.
To: TRANSPACIFIC MULTICAST, LLC
Reel/Frame 021450/0271 →
SECURITY AGREEMENT Recorded Jun 13, 2005
From: MICRO-ASI, INC.
To: EAGLESTONE INVESTMENT PARTNERS I, L.P.
Reel/Frame 016127/0641 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2005
From: KLINE, JERRY D.
To: MICRO-ASI, INC.
Reel/Frame 015989/0675 →
Continuity (2)
Division 0962853100 · Jul 31, 2000
Related Publication 20040155328A1 · Aug 12, 2004