IP Library Granted Patent US 7,184,411
Granted Patent B2
US 7,184,411 · App. 10/321,233 · Granted Feb 27, 2007

Switch-management agent trap scheme in an infiniband-architecture switch

Assignee: Palau Acquisition Corporation (Delaware)
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,184,411
App. No.
10/321,233
Granted
Feb 27, 2007
Kind
B2
Abstract

An infiniband architecture switch, includes a plurality of ports each configured to receive switch parameters, identify at least one data-packet error condition responsive to the switch parameters, generate a trap-initialization signal when the at least one data-packet error condition matches a trap-error condition, and a switch manager configured to receive the trap-initialization signal. A method for generating a switch manager control signal includes identifying at least one data-packet error condition in an infiniband architecture switch, determining when the at least one data-packet error condition matches a trap-error condition, generating a trap-initialization signal responsive to the trap-error condition, and forwarding the trap-initialization signal to a switch manager.

Claims (22)

1. An infiniband architecture switch, comprising:

a plurality of ports each configured to receive switch parameters, identify at least one data-packet error condition responsive to the switch parameters, and generate a trap-initialization signal when the at least one data-packet error condition matches a trap-error condition; and

a switch manager configured to receive the trap-initialization signal.

2. The switch of claim 1 , wherein each of the ports comprises an error checker.

3. The switch of claim 2 , wherein each of the plurality of ports further comprises:

an error recorder communicatively coupled to the error checker wherein the error recorder stores a representation of the data-packet error conditions.

4. The switch of claim 1 , wherein switch parameters originate in a physical layer (PHY) of each of the ports.

5. The switch of claim 1 , wherein switch parameters originate in the switch manager.

6. The switch of claim 1 , wherein switch parameters originate in an arbiter.

7. The switch of claim 1 , wherein the switch manager comprises trap-process logic configured to initiate a port-error information request.

8. The switch of claim 7 , wherein the port-error information request is communicated to the port via an internal access loop.

9. The switch of claim 7 , wherein the port responds to the port-error information request by generating a representation of the trap-error condition.

10. The switch of claim 9 , wherein the port forwards the representation of the trap-error condition via the internal access loop.

11. The switch of claim 10 , wherein the switch manager is configured to store the representation of the trap-error condition.

12. The switch of claim 11 , wherein the switch manager forwards the representation of the trap-error condition in response to a request issued by a subnet management agent.

13. A method for generating a switch manager control signal, comprising:

identifying at least one data-packet error condition in an infiniband architecture switch;

determining when the at least one data-packet error condition matches a trap-error condition;

generating a trap initialization signal responsive to the trap-error condition; and

forwarding the trap initialization signal to a switch manager.

14. The method of claim 13 , wherein forwarding comprises applying the trap-initialization signal to a port dedicated input of the switch manager.

15. The method of claim 13 , wherein determining comprises applying indicia of a data-packet error condition to trap-error condition logic.

Assignments (13)
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.; MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
Reel/Frame 046251/0271 →
CHANGE OF NAME Recorded Jun 16, 2017
From: MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
To: MICROSEMI SOLUTIONS (U.S.), INC.
Reel/Frame 042836/0046 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2016
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 038632/0662 →
CHANGE OF NAME Recorded Mar 22, 2016
From: PMC-SIERRA US, INC.
To: MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
Reel/Frame 038213/0291 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI STORAGE SOLUTIONS, INC. (F/K/A PMC-SIERRA, INC.); MICROSEMI STORAGE SOLUTIONS (U.S.), INC. (F/K/A PMC-SIERRA US, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037689/0719 →
RELEASE OF SECURITY INTEREST Recorded Feb 1, 2016
From: BANK OF AMERICA, N.A.
To: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
Reel/Frame 037675/0129 →
SECURITY INTEREST IN PATENTS Recorded Aug 6, 2013
From: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
To: BANK OF AMERICA, N.A.
Reel/Frame 030947/0710 →
MERGER Recorded Jan 22, 2010
From: PALAU ACQUISITION CORPORATION
To: PMC-SIERRA US, INC.
Reel/Frame 023832/0744 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE EFFECTIVE DATE FROM MARCH 1, 2006 TO JANUARY 2, 2007 PREVIOUSLY RECORDED ON REEL 018184 FRAME 0063. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNOR'S INTEREST (SEE DOCUMENT FOR DETAILS). Recorded Jun 28, 2007
From: AVAGO TECHNOLOGIES STORAGE IP (SINGAPORE) PTE. LTD.
To: PALAU ACQUISITION CORPORATION (DELAWARE)
Reel/Frame 019492/0584 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2006
From: AVAGO TECHNOLOGIES STORAGE IP (SINGAPORE) PTE. LTD.
To: PALAU ACQUISITION CORPORATION (DELAWARE)
Reel/Frame 018184/0063 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES STORAGE IP (SINGAPORE) PTE. LTD.
Reel/Frame 017675/0497 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2006
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.
Reel/Frame 017206/0666 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2003
From: TUCKER, S. PAUL; MANTER, VENITHA L.
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 013778/0782 →
Continuity (1)
Related Publication 20040114531A1 · Jun 17, 2004