IP Library Granted Patent US 7,417,273
Granted Patent B2
US 7,417,273 · App. 11/248,320 · Granted Aug 26, 2008

Image sensor with embedded photodiode region and fabrication method thereof

Assignee: Fujitsu Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,417,273
App. No.
11/248,320
Granted
Aug 26, 2008
Kind
B2
Abstract

An image sensor in which a plurality of pixels having at least a photodiode, a reset transistor, and source follower transistor are formed, wherein each pixel comprises an electrical-charge transfer gate transistor between the photodiode and reset transistor, and a floating diffusion region constituting a node connecting the reset transistor and transfer gate transistor is connected to the gate of the source follower transistor. Further, a photodiode region is embedded below a well region in which the reset transistor and source follower transistor of each pixel are formed. In addition, the photo diode region is not formed below at least a partial region of the floating diffusion region.

Claims (67)

1. An image sensor having a plurality of pixels each having at least a photodiode, a transfer gate transistor, a reset transistor, and a source follower transistor,

wherein, in the pixels, a floating diffusion region constituting a node connecting the transfer gate transistor and reset transistor is connected to a gate of the source follower transistor; and

the pixels comprise a photodiode region that is embedded below the reset transistor and source follower transistor, the photodiode region being formed except below at least a partial region of the floating diffusion region.

2. The image sensor according to claim 1 , wherein the photodiode region comprises:

a first photodiode region of a second conductivity type that extends in the depth direction from close to the substrate surface of a first conductivity type; and

a second photodiode region of the second conductivity type that is embedded to extend below the reset transistor and source follower transistor from the first photodiode region,

wherein the second photodiode region is formed except below at least a partial region of the floating diffusion region.

3. The image sensor according to claim 1 , wherein, in the pixels, the photodiode region is formed except below at least a partial region of the transfer gate transistor.

4. An image sensor according to claim 1 , wherein

adjoining first and second pixels share at least the reset transistor, floating diffusion region, and source follower transistor, the photodiode regions of the first and second pixels being formed except below at least a partial region of the shared floating diffusion region.

5. The image sensor according to claim 1 , wherein a light-shielding film that blocks incident light is formed on the floating diffusion region.

6. The image sensor according to claim 1 , wherein the reset transistor comprises:

a drain region that is connected to a reset voltage line and a source region that is connected to the floating diffusion region;

the photodiode region is formed except below the source region of the reset transistor; and

a light-shielding film that blocks incident light is formed on the source region.

7. The image sensor according to claim 4 , wherein the photodiode region comprises:

a first photodiode region of a second conductivity type that extends in the depth direction from close to the substrate surface of a first conductivity type; and

a second photodiode region of the second conductivity type that is embedded to extend below the reset transistor and source follower transistor from the first photodiode region,

wherein the second photodiode region is formed except below at least a partial region of the floating diffusion region.

8. The image sensor according to claim 7 , wherein the second photodiode region is formed except below the source follower transistor of the first and second pixels.

9. The image sensor according to claim 7 , further comprising:

a select transistor that is connected to the source follower transistor and shared by the first and second pixels,

wherein, in each of the first and second pixel regions, the transfer gate transistor and floating diffusion region and either one or two of the reset transistor, source follower transistor, and select transistor are provided along a side that is perpendicular to the boundary line of the first and second pixel regions; and

the second photodiode regions in the first and second pixels have the same shape with the boundary line interposed therebetween.

10. The image sensor according to claim 7 , wherein the shared floating diffusion region is formed on a boundary line of the first and second pixel regions and the transfer gate transistors are formed in the first and second pixel regions adjacent to the shared floating diffusion region; and

the second photodiode regions in the first and second pixels have line-symmetrical shapes with the boundary line interposed therebetween.

11. The image sensor according to claim 10 , further comprising:

a select transistor that is connected to the source follower transistor and shared by the first and second pixels,

wherein the shared reset transistor, source follower transistor, and select transistor are formed on both sides of the boundary line and on the boundary line; and

the second photodiode regions in the first and second pixels are embedded below any of the reset transistor, source follower transistor, and select transistor.

12. The image sensor according to claim 10 , further comprising:

a select transistor that is connected to the source follower transistor and shared by the first and second pixels,

wherein the reset transistor, source follower transistor and select transistor are provided on the boundary line via an in-substrate isolation trench structure; and

the second photodiode region is formed in a region excluding the isolation trench structure in the first and second pixel regions.

13. The image sensor according to claim 11 , wherein the second photodiode region is formed except below the source follower transistor.

14. The image sensor according to claim 10 , further comprising:

a select transistor that is connected to the source follower transistor and shared by the first and second pixels,

wherein the source follower transistor is formed on the boundary line and the reset transistor and select transistor are provided on both sides of the boundary line.

15. The image sensor according to claim 10 , further comprising:

a select transistor that, is connected to the source follower transistor and shared by the first and second pixels,

wherein the source follower transistor is formed on the boundary line and the reset transistor and select transistor are provided in the respective pixel regions on both sides of the source follower transistor.

16. The image sensor according to claim 7 , wherein, in the respective pixel regions, a shield region of a first conductivity type is formed between the first photodiode region and substrate surface.

17. The image sensor according to claim 7 , wherein each pixel region comprises a first conductivity-type well region in which the reset transistor and source follower transistor are formed; and

the first conductivity-type well region is interposed between the substrate surface and the second photodiode region.

18. The image sensor according to claim 7 , wherein, in each pixel region, a drain region of a first conductivity-type of the transfer gate transistor is formed between the first photodiode region and substrate surface.

19. The image sensor according to claim 7 , wherein each pixel region comprises a first conductivity-type well region in which the reset transistor and source follower transistor are formed,

wherein an insulation film is formed between the first conductivity-type well region and the second photodiode region.

20. An image sensor having a plurality of pixels each having at least a photodiode, a transfer gate transistor, a reset transistor, a source follower transistor, and a select transistor,

wherein, in the pixels, a floating diffusion region constituting a node connecting the transfer gate transistor and reset transistor is connected to a gate of the source follower transistor;

the pixels comprise a photodiode region that is embedded below the reset transistor, source follower transistor, or select transistor;

adjoining first to fourth pixels share the reset transistor, source follower transistor, and select transistor;

the first and second pixels share a first floating diffusion region and the third and fourth pixels share a second floating diffusion region, the photodiode regions of the respective pixels being formed except below at least a partial region of the shared floating diffusion regions;

the first floating diffusion region is formed at the boundary of the first and second pixels and the second floating diffusion region is formed at the boundary of the third and fourth pixels; and

respective transfer gate transistors are provided on both sides of the first or second floating diffusion region in the first to fourth pixels.

21. The image sensor according to claim 20 , wherein the shared reset transistor, source follower transistor, and select transistor are provided in first and fourth pixels that do not adjoin one another via a side; and

a green color filter is formed on the first and fourth pixels, and red and blue color filters are formed on the second and third pixels respectively.

22. The image sensor according to claim 20 , wherein the shared reset transistor, source follower transistor, and select transistor are provided in first and fourth pixels that do not adjoin one another via a side; and

a green color filter is formed on the second and third pixels, and red and blue color filters are formed on the first and fourth pixels respectively.

23. The image sensor according to any of claims 20 to 22 , wherein the photodiode regions of the first to fourth pixels have a shape that is point-symmetrical with respect to the center of the first to fourth pixels respectively.

24. An image sensor having a plurality of pixels each having at least a photodiode, a transfer gate transistor, a reset transistor, a source follower transistor, and a select transistor, wherein, in the pixels, a floating diffusion region constituting a node connecting the transfer gate transistor and reset transistor is connected to a gate of the source follower transistor;

the pixels comprise a photodiode region that is embedded below the reset transistor, source follower transistor, or select transistor,

and wherein adjoining first to fourth pixels share the reset transistor, source follower transistor, and select transistor;

the floating diffusion region and transfer gate transistor adjoining the floating diffusion region are formed in the first to fourth pixels respectively;

either one or two of the reset transistor, source follower transistor, and select transistor are provided in the first and fourth pixels that do not adjoin one another via a side respectively; and

the photodiode regions of the first to fourth pixels are located in a same direction with respective transfer gate in the same pixel.

25. The image sensor according to claim 5 , wherein a light-shielding film in a pixel region of a peripheral portion of a pixel array is disposed shifted toward the center portion in comparison with the light-shielding film in the pixel region of the center portion of the pixel array in which a plurality of pixels are arranged.

26. The image sensor according to claim 1 , wherein an overflow drain transistor is disposed in a pixel.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2015
From: FUJITSU SEMICONDUCTOR LIMITED
To: SOCIONEXT INC.
Reel/Frame 035508/0469 →
CHANGE OF NAME Recorded Jul 9, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024651/0744 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021976/0089 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2005
From: INOUE, TADAO; YAMAMOTO, KATSUYOSHI; OHKAWA, NARUMI
To: FUJITSU LIMITED
Reel/Frame 017095/0650 →
Priority Claims (1)
JP 2005-77237 · Mar 17, 2005 · national
Continuity (1)
Related Publication 20060208285A1 · Sep 21, 2006