IP Library Granted Patent US 8,237,261
Granted Patent B2
US 8,237,261 · App. 12/801,209 · Granted Aug 7, 2012

Semiconductor device

Assignee: Renesas Electronics Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,237,261
App. No.
12/801,209
Granted
Aug 7, 2012
Kind
B2
Abstract

A semiconductor device has: a radiator plate that is maintained at a predetermined potential; an SOI (Silicon On Insulator) chip mounted on the radiator plate; and thermal grease applied to an interface between the radiator plate and the SOI chip. The SOI chip has: a first silicon substrate forming a circuit element part; a second silicon substrate facing the radiator plate; and an insulating film formed between the first silicon substrate and the second silicon substrate. The first silicon substrate and the second silicon substrate are electrically connected to each other. The thermal grease is conductive and electrically connects the second silicon substrate and the radiator plate.

Claims (23)

1. A semiconductor device comprising:

a radiator plate that is maintained at a predetermined potential;

an SOI (Silicon On Insulator) chip mounted on said radiator plate; and

thermal grease applied to an interface between said radiator plate and said SOI chip,

wherein said SOI chip comprises:

a first silicon substrate forming a circuit element part;

a second silicon substrate facing said radiator plate; and

an insulating film formed between said first silicon substrate and said second silicon substrate,

wherein said first silicon substrate and said second silicon substrate are electrically connected to each other, and

said thermal grease is conductive and electrically connects said second silicon substrate and said radiator plate.

2. The semiconductor device according to claim 1 ,

wherein said SOI chip further comprises a contact hole that penetrates from said first silicon substrate through said insulating film to reach said second silicon substrate, and

said contact hole electrically connects said second silicon substrate and a ground electrode formed in said circuit element part.

3. The semiconductor device according to claim 1 ,

wherein said SOI chip is packaged in a form of TCP (Tape Carrier Package) or COF (Chip On Film).

4. The semiconductor device according to claim 3 ,

wherein in said TCP or said COF, said contact hole is connected to an inner lead that supplies said predetermined potential.

5. The semiconductor device according to claim 1 ,

wherein said predetermined potential is a ground potential in said circuit element part.

6. The semiconductor device according to claim 2 ,

wherein said circuit element part forms a PDP (Plasma Display Panel) address driver circuit,

said PDP address driver circuit comprises a high-voltage output part and a low-voltage logic part, and

said contact hole electrically connects said second silicon substrate and said ground electrode of said high-voltage output part.

Assignments (2)
CHANGE OF NAME Recorded Oct 26, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025191/0985 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2010
From: KOBAYASHI, NOBUYUKI
To: NEC ELECTRONICS CORPORATION
Reel/Frame 024498/0809 →
Priority Claims (1)
JP 2009-142806 · Jun 15, 2009 · national
Continuity (1)
Related Publication 20100314773A1 · Dec 16, 2010