IP Library › Granted Patent US 8,975,107
Granted Patent B2
US 8,975,107 · App. 13/162,088 · Granted Mar 10, 2015

Method of manufacturing a semiconductor device comprising a membrane over a substrate by forming a plurality of features using local oxidation regions

Inventors: Alfons Dehe (Reutlingen, DE); Stefan Barzen (Munich, DE); Wolfgang Friza (Villach, AT); Wolfgang Klein (Zorneding, DE)
Assignee: Infineon Techologies AG
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,975,107
App. No.
13/162,088
Granted
Mar 10, 2015
Kind
B2
Abstract

In one embodiment, a method of manufacturing a semiconductor device includes oxidizing a substrate to form local oxide regions that extend above a top surface of the substrate. A membrane layer is formed over the local oxide regions and the top surface of the substrate. A portion of the substrate under the membrane layer is removed. The local oxide regions under the membrane layer is removed.

Claims (81)

1. A method of manufacturing a semiconductor device, the method comprising:

oxidizing a substrate to form first local oxide regions, wherein the first local oxide regions include first portions extending into the substrate and second portions protruding above a top surface of the substrate, wherein oxidizing the substrate comprises depositing a masking layer and patterning the masking layer;

forming a membrane layer over the first local oxide regions and the top surface of the substrate, wherein the membrane layer is formed around sidewalls of the second portions of the first local oxide regions;

removing a portion of the substrate under the membrane layer; and

removing the first local oxide regions under the membrane layer.

2. The method of claim 1 ,

wherein the masking layer comprises a stack comprising SiO 2 /SiN, SiO 2 /Poly Silicon/SiN, or SiO 2 /amorphous silicon/SiN.

3. The method of claim 1 , further comprising depositing a liner over the first local oxide regions before forming the membrane layer.

4. The method of claim 1 , further comprising:

forming a plurality of bumps over the membrane layer; and

forming a back plate layer over the plurality of bumps.

5. The method of claim 4 , wherein forming the membrane layer comprises depositing a poly silicon layer and wherein the back plate layer comprises silicon.

6. The method of claim 4 , further comprising:

forming a first contact to the substrate;

forming a second contact to the back plate layer; and

forming a third contact to the membrane layer.

7. The method of claim 4 , further comprising:

before forming the plurality of bumps, forming a sacrificial layer over the membrane layer, the sacrificial layer having bump holes;

forming the plurality of bumps by depositing a bump liner over the sacrificial layer; and

removing the sacrificial layer between the membrane layer and the back plate layer.

8. The method of claim 7 , further comprising:

patterning a plurality of trenches in the sacrificial layer; and

before forming the plurality of bumps, depositing a sacrificial liner within the plurality of trenches.

9. A method of manufacturing a semiconductor device, the method comprising:

forming a plurality of features in a substrate, wherein the plurality of features comprise protrusions of the substrate, wherein the protrusions comprises local oxidation regions, wherein the protrusions extend into the substrate and protrude above a top surface of the substrate, wherein the protrusions are formed in a continuous oxidation step;

forming a membrane layer over the substrate comprising the plurality of features; and

removing a portion of the substrate under the membrane layer.

10. The method of claim 9 , wherein forming the membrane layer comprises depositing a poly silicon layer.

11. The method of claim 9 , further comprising:

before forming the plurality of features, depositing a masking layer, wherein the masking layer comprises a stack comprising SiO 2 /SiN, SiO 2 /Poly Silicon/SiN, or SiO 2 /amorphous silicon/SiN; and

patterning the masking layer for forming the plurality of features.

12. The method of claim 9 , further comprising:

depositing a liner over the plurality of features before forming the membrane layer.

13. The method of claim 9 , wherein the plurality of features comprise trenches in the substrate.

14. The method of claim 9 , wherein the plurality of features comprise a plurality of trenches formed by isotropic etching.

15. The method of claim 9 , wherein the protrusions comprise a same material as the substrate.

16. The method of claim 9 , further comprising:

forming a plurality of bumps over the membrane layer; and

forming a back plate layer over the plurality of bumps.

17. The method of claim 16 , further comprising:

forming a first contact to the substrate;

forming a second contact to the back plate layer; and

forming a third contact to the membrane layer.

18. The method of claim 16 , wherein forming the back plate layer comprises depositing a layer comprising silicon.

19. The method of claim 16 , further comprising:

before forming the plurality of bumps, forming a sacrificial layer over the membrane layer, the sacrificial layer having bump holes;

forming the plurality of bumps by depositing a bump liner over the sacrificial layer; and

removing the sacrificial layer between the membrane layer and the back plate layer.

20. A method of manufacturing a semiconductor device, the method comprising:

oxidizing a substrate to form first local oxide regions, wherein the first local oxide regions include first portions extending into the substrate and second portions protruding above a top surface of the substrate;

forming a membrane layer over the first local oxide regions and the top surface of the substrate, wherein the membrane layer is formed around sidewalls of the second portions of the first local oxide regions;

removing a portion of the substrate under the membrane layer; and

removing the first local oxide regions under the membrane layer, wherein second local oxide regions extending above the top surface of the substrate are formed by the oxidizing of the substrate, and further comprising removing the second local oxide regions before forming the membrane layer.

21. A method of manufacturing a semiconductor device, the method comprising:

forming a plurality of features in a substrate, wherein forming the plurality of features comprises

oxidizing a substrate to form first local oxide regions extending above a top surface of the substrate, and

forming the plurality of features by removing the first local oxide regions after oxidizing, wherein the oxidizing of the substrate forms second local oxide regions extending above the top surface of the substrate, and wherein the plurality of features comprise the second local oxide regions;

forming a membrane layer over the substrate comprising the plurality of features; and

removing a portion of the substrate under the membrane layer.

22. A method of manufacturing a semiconductor device, the method comprising:

forming first oxide regions and second oxide regions extending above a top surface of a substrate and disposed at least partially in the substrate;

removing the second oxide regions to form a plurality of trenches in the substrate;

after removing the second oxide regions, forming a membrane layer over the first oxide regions extending above the substrate, the plurality of trenches, and the top surface of the substrate, wherein the membrane layer is formed at least partially within the trenches in the substrate;

removing a portion of the substrate under the membrane layer; and

removing the first oxide regions under the membrane layer.

23. The method of claim 22 , wherein the first oxide regions is laterally adjacent the second oxide regions, and wherein the first oxide regions and the second oxide regions are formed at different regions of the substrate.

24. The method of claim 22 , further comprising:

forming a plurality of bumps over the membrane layer; and

forming a back plate layer over the plurality of bumps.

25. The method of claim 24 , wherein forming the membrane layer comprises depositing a poly silicon layer and wherein the back plate layer comprises silicon.

26. The method of claim 24 , further comprising:

forming a first contact to the substrate;

forming a second contact to the back plate layer; and

forming a third contact to the membrane layer.

27. The method of claim 24 , further comprising:

before forming the plurality of bumps, forming a sacrificial layer over the membrane layer, the sacrificial layer having bump holes;

forming the plurality of bumps by depositing a bump liner over the sacrificial layer; and

removing the sacrificial layer between the membrane layer and the back plate layer.

28. The method of claim 27 , further comprising:

patterning a plurality of trenches in the sacrificial layer; and

before forming the plurality of bumps, depositing a sacrificial liner within the plurality of trenches.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2011
From: DEHE, ALFONS; BARZEN, STEFAN; FRIZA, WOLFGANG; KLEIN, WOLFGANG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 026455/0012 →
Continuity (1)
Related Publication 20120319217A1 · Dec 20, 2012