IP Library Granted Patent US 9,111,998
Granted Patent B2
US 9,111,998 · App. 13/439,087 · Granted Aug 18, 2015

Multi-level stack having multi-level contact and method

Inventor: Keith Lao (Austin, TX)
Assignees: Samsung Electronics Co., Ltd; Samsung Austin Semiconductor L.P.
H01L21/768H01L23/481H01L23/522H01L23/5226
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,111,998
App. No.
13/439,087
Granted
Aug 18, 2015
Kind
B2
Abstract

A method for forming a multi-level stack having a multi-level contact is provided. The method includes forming a multi-level stack comprising a specified number, n, of conductive layers and at least n−1 insulating layers. A via formation layer is formed over the stack. A first via is etched in the via formation layer at a first edge of the stack. A first multi-level contact is formed in the first via. For a particular embodiment, a second via may be etched in the via formation layer at a second edge of the stack and a second multi-level contact may be formed in the second via.

Claims (51)

1. A method for forming a multi-level stack having a multi-level contact, comprising:

forming a multi-level stack comprising a specified number, n, of conductive layers and at least n−1 insulating layers, the stack having a plurality of outside edges;

forming a via formation layer over the stack;

etching a first via in the via formation layer at a first outside edge of the stack;

etching a second via in the via formation layer at a second outside edge of the stack;

forming a first multi-level contact in the first via; and

forming a second multi-level contact in the second via.

2. The method of claim 1 , wherein the first multi-level contact is configured to connect the conductive layers to each other on the first outside edge of the stack and the second multi-level contact is configured to connect the conductive layers to each other on the second outside edge of the stack.

3. The method of claim 1 , wherein:

the conductive layers comprise a lower conductive layer and upper conductive layers,

the first multi-level contact is configured to connect a first region of a top surface of the lower conductive layer to edges of the upper conductive layers on the first outside edge of the stack, and

the second multi-level contact is configured to connect a second region of the top surface of the lower conductive layer to edges of the upper conductive layers on the second outside edge of the stack.

4. The method of claim 1 , wherein the first multi-level contact is configured to connect the conductive layers to each other on the first outside edge of the stack.

5. The method of claim 1 , wherein:

the conductive layers comprise a lower conductive layer and upper conductive layers, and

the first multi-level contact is configured to connect a first region of a top surface of the lower conductive layer to edges of the upper conductive layers on the first outside edge of the stack.

6. The method of claim 1 , wherein forming the via formation layer comprises depositing the via formation layer and planarizing the via formation layer, the method further comprising:

depositing a photoresist layer over the planarized via formation layer; and

patterning the photoresist layer to expose the via formation layer at the first outside edge of the stack.

7. A method for forming a multi-level stack having a multi-level contact, comprising:

forming a first conductive layer;

forming a first insulating layer over the first conductive layer;

forming a second conductive layer over the first insulating layer without forming contacts in the first insulating layer;

forming a via formation layer over the second conductive layer;

etching a first via into the via formation layer at a first outside edge of the first conductive layer and the second conductive layer;

etching a second via into the via formation layer at a second outside edge of the first conductive layer and the second conductive layer;

forming a first multi-level contact in the first via: and

forming a second multi-level contact in the second via.

8. The method of claim 7 , wherein the first multi-level contact is configured to connect the first and second conductive layers to each other on the first outside edge and the second multi-level contact is configured to connect the first and second conductive layers to each other on the second outside edge.

9. The method of claim 7 , wherein:

the first multi-level contact is configured to connect a first region of a top surface of the first conductive layer to the second conductive layer on the first outside edge, and

the second multi-level contact is configured to connect a second region of the top surface of the first conductive layer to the second conductive layer on the second outside edge.

10. The method of claim 7 , wherein the first multi-level contact is configured to connect the first and second conductive layers to each other on the first outside edge.

11. The method of claim 7 , wherein the first multi-level contact is configured to connect a first region of a top surface of the first conductive layer to the second conductive layer on the first outside edge.

12. The method of claim 7 , further comprising forming additional alternating insulating layers and conductive layers, wherein forming the via formation layer comprises forming the via formation layer over the additional insulating layers and conductive layers.

13. A multi-level stack, comprising:

a specified number, n, of conductive layers;

at least n−1 insulating layers;

a first multi-level contact formed at a first outside edge of the stack; and

a second multi-level contact at a second outside edge of the stack.

14. The multi-level stack of claim 13 , wherein the first multi-level contact is configured to connect the conductive layers to each other on the first outside edge of the stack and the second multi-level contact is configured to connect the conductive layers to each other on the second outside edge of the stack.

15. The multi-level stack of claim 13 , wherein:

the conductive layers comprise a lower conductive layer and upper conductive layers,

the first multi-level contact is configured to connect a first region of a top surface of the lower conductive layer to edges of the upper conductive layers on the first outside edge of the stack, and

the second multi-level contact is configured to connect a second region of the top surface of the lower conductive layer to edges of the upper conductive layers on the second outside edge of the stack.

16. The multi-level stack of claim 13 , wherein the multi-level stack is formed over a buffer layer that is deposited over a substrate.

17. A multi-level stack, comprising:

a specified number, n, of conductive layers;

at least n−1 insulating layers; and

a first multi-level contact formed at a first outside edge of the stack,

wherein the insulating layers are formed between the conductive layers, and wherein the insulating layers are formed without providing contacts between the conductive layers.

Assignments (3)
CHANGE OF NAME Recorded Aug 31, 2018
From: SAMSUNG AUSTIN SEMICONDUCTOR, L.P.
To: SAMSUNG AUSTIN SEMICONDUCTOR, LLC
Reel/Frame 047006/0105 →
CORRECTIVE ASSIGNMENT TO ADD THE MISSING 1ST ASSIGNEE PREVIOUSLY RECORDED ON REEL 027989 FRAME 0903. Recorded Jul 6, 2012
From: LAO, KEITH
To: SAMSUNG AUSTIN SEMICONDUCTOR L.P.; SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 028864/0565 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2012
From: LAO, KEITH
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 027989/0903 →
Continuity (1)
Related Publication 20130264717A1 · Oct 10, 2013