IP Library Granted Patent US 9,419,085
Granted Patent B2
US 9,419,085 · App. 14/936,526 · Granted Aug 16, 2016

Lateral devices containing permanent charge

Inventors: Mohamed N. Darwish (Campbell, CA); Amit Paul (Sunnyvale, CA)
Assignee: MaxPower Semiconductor, Inc.
H01L29/408H01L29/1095H01L29/7825
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,419,085
App. No.
14/936,526
Granted
Aug 16, 2016
Kind
B2
Abstract

A lateral device includes a gate region connected to a drain region by a drift layer. An insulation region adjoins the drift layer between the gate region and the drain region. Permanent charges are embedded in the insulation region, sufficient to cause inversion in the insulation region.

Claims (39)

1. A lateral semiconductor device, comprising:

a first-conductivity-type source region;

a second-conductivity-type body region, interposed between said source region and a first-conductivity-type drift region, said body region being capacitively coupled to a gate electrode lying at least partially in a trench;

a first-conductivity-type drain region;

permanent charge embedded in an insulating region which vertically adjoins said drift region, said permanent charge having a polarity which tends to deplete adjacent semiconductor material;

wherein said gate electrode is separated from the adjacent semiconductor material by a layer of gate oxide; and

wherein the gate oxide adjacent to said drift region is thicker than the gate oxide adjacent to said body region.

2. The lateral semiconductor device of claim 1 , further comprising a second-conductivity-type semiconductor substrate under said drift region.

3. The lateral semiconductor device of claim 1 , further comprising a second-conductivity-type body contact region adjacent to said source region and said body region.

4. The lateral semiconductor device of claim 1 , wherein said first conductivity type is N-type.

5. The lateral semiconductor device of claim 1 , wherein said permanent charge comprises cesium ions.

6. The lateral semiconductor device of claim 1 , wherein the lateral semiconductor device consists primarily of silicon.

7. A lateral semiconductor device, comprising:

a first-conductivity-type source region;

a second conductivity type body region which is interposed between said source region and a first-conductivity-type drift region;

a trench gate which is laterally interposed between said source region and at least a portion of said drift region, and which is capacitively coupled to said body region;

a first gate oxide layer between said body region and said trench gate;

a second gate oxide layer separating said trench gate region;

a second-conductivity-type buried region in said drift region;

permanent charges, embedded in an insulating region which vertically joins second drift region, having a polarity which tends to deplete adjacent portions of said drift region; and

a first-conductivity-type drain region.

8. The lateral semiconductor device of claim 7 , further comprising a second-conductivity-type semiconductors substrate under said drift region.

9. The lateral semiconductor device of claim 7 , further comprising a second-conductivity-type body contact region adjacent to said source region and said body region.

10. The lateral semiconductor device of claim 7 , wherein said first conductivity type is N-type.

11. The lateral semiconductor device of claim 7 , wherein said permanent charge comprises cesium ions.

12. The lateral semiconductor device of claim 7 , wherein the lateral semiconductor device consists primarily of silicon.

13. A lateral semiconductor device, comprising:

a first-conductivity-type source region;

a second-conductivity-type body region which is interposed between said source region and a first-conductivity-type drift region;

a trench gate, capacitively coupled to said body region, which laterally separates said source region and said body region from at least a portion of said drift region;

a first gate oxide layer which separates said trench gate from said source region and said body region, and a second gate oxide layer which separates said trench gate from said drift region; wherein said second gate oxide layer is thicker than said first gate oxide layer;

a second-conductivity-type buried region in said drift region;

a second-conductivity-type surface region on the surface of said drift region; wherein said surface region and said buried region are laterally interposed between said source region and a first-conductivity-type drain region; and

permanent charge, embedded in an insulating region which vertically adjoins at least a portion of said surface region, having a polarity which tends to invert adjacent portions of said surface region.

14. The lateral semiconductor device of claim 13 , further comprising a second-conductivity-type semiconductors substrate under said drift region.

15. The lateral semiconductor device of claim 13 , further comprising a second-conductivity-type body contact region adjacent to said source region and said body region.

16. The lateral semiconductor device of claim 13 , wherein said first conductivity type is N-type.

17. The lateral semiconductor device of claim 13 , wherein said permanent charge comprises cesium ions.

18. The lateral semiconductor device of claim 13 , wherein the lateral semiconductor device consists primarily of silicon.

Assignments (1)
SECURITY INTEREST Recorded Dec 27, 2022
From: MAXPOWER SEMICONDUCTOR, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 062228/0648 →
Continuity (6)
Continuation 14600712 · Jan 20, 2015
Continuation 14168300 · Jan 30, 2014
Continuation 13693637 · Dec 4, 2012
Continuation 12432917 · Apr 30, 2009
Provisional Application 61084639 · Jul 30, 2008
Related Publication 20160172452A1 · Jun 16, 2016