IP Library › Granted Patent US 9,419,783
Granted Patent B1
US 9,419,783 · App. 14/735,156 · Granted Aug 16, 2016

Phase detecting apparatus and phase adjusting method

Inventors: Wei-Yu Wang (New Taipei, TW); Cheng-Ming Ying (New Taipei, TW)
Assignee: VIA Technologies, Inc.
H04L7/0054H04L7/0016H04L7/0087H04W56/0065
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,419,783
App. No.
14/735,156
Granted
Aug 16, 2016
Kind
B1
Abstract

A phase detecting apparatus and a phase adjusting method are provided. Determine whether to output a phase adjusting control signal according to a first data sampling value, a second data sampling value and a third data sampling value that are successively generated, so as to adjust a phase of a sampling clock signal used to sample a data signal.

Claims (20)

1. A phase adjusting method, comprising:

receiving and sampling a data signal to generate a sampling signal, the sampling signal comprising a plurality of data sampling values and a plurality of data edge sampling values that are alternately generated;

comparing the data sampling values and the data edge sampling values that are adjacent to each other, so as to generate a plurality of comparison values;

storing the data sampling values, the data edge sampling values and the comparison values; and

determining whether to output a phase adjusting control signal according to a first data sampling value, a second data sampling value and a third data sampling value that are successively generated, so as to adjust a phase of a sampling clock signal used to sample the data signal,

wherein when the second data sampling value is different from the third data sampling value and the first data sampling value is the same as the second data sampling value, the phase of the sampling clock signal is adjusted.

2. A phase adjusting method, comprising:

receiving and sampling a data signal to generate a sampling signal, the sampling signal comprising a plurality of data sampling values and a plurality of data edge sampling values that are alternately generated;

comparing the data sampling values and the data edge sampling values that are adjacent to each other, so as to generate a plurality of comparison values;

storing the data sampling values, the data edge sampling values and the comparison values; and

determining whether to output a phase adjusting control signal according to a first data sampling value, a second data sampling value and a third data sampling value that are successively generated, so as to adjust a phase of a sampling clock signal used to sample the data signal,

wherein when the second data sampling value is different from the third data sampling value and the first data sampling value is different from the second data sampling value, the phase of the sampling clock signal is not adjusted.

3. A phase adjusting method, comprising:

receiving and sampling a data signal to generate a sampling signal, the sampling signal comprising a plurality of data sampling values and a plurality of data edge sampling values that are alternately generated;

comparing the data sampling values and the data edge sampling values that are adjacent to each other, so as to generate a plurality of comparison values;

storing the data sampling values, the data edge sampling values and the comparison values;

determining whether to output a phase adjusting control signal according to a first data sampling value, a second data sampling value and a third data sampling value that are successively generated, so as to adjust a phase of a sampling clock signal used to sample the data signal; and

when the second data sampling value is different from the third data sampling value and the first data sampling value is different from the second data sampling value, adjusting the phase of the sampling clock signal according to a fixed counting interval.

4. The phase adjusting method as recited in claim 3 , further comprising:

when the second data sampling value is different from the third data sampling value and the first data sampling value is different from the second data sampling value, referring to a current count value of a counter, adjusting the phase of the sampling clock signal when the current count value is a specific count value or a multiple thereof.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2020
From: VIA TECHNOLOGIES, INC.
To: VIA LABS, INC.
Reel/Frame 052957/0092 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2015
From: WANG, WEI-YU; YING, CHENG-MING
To: VIA TECHNOLOGIES, INC.
Reel/Frame 035847/0941 →
Priority Claims (1)
TW 104109723 A · Mar 26, 2015 · national