IP Library Granted Patent US 9,564,467
Granted Patent B2
US 9,564,467 · App. 15/065,437 · Granted Feb 7, 2017

Solid-state imaging device with suppression of color mixture, manufacturing method thereof, and electronic apparatus

Inventor: Takekazu Shinohara (Kumamoto, JP)
Assignee: Sony Corporation
H01L27/14643H01L27/1463H01L27/1464H01L27/14623H01L27/14636H01L27/14685H01L27/14689H04N5/374H01L27/14621H01L27/14627
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,564,467
App. No.
15/065,437
Granted
Feb 7, 2017
Kind
B2
Abstract

A solid-state imaging device having a backside illuminated structure, includes: a pixel region in which pixels each having a photoelectric conversion portion and a plurality of pixel transistors are arranged in a two-dimensional matrix; an element isolation region isolating the pixels which is provided in the pixel region and which includes a semiconductor layer provided in a trench by an epitaxial growth; and a light receiving surface at a rear surface side of a semiconductor substrate which is opposite to a multilayer wiring layer.

Claims (41)

1. An imaging device, comprising:

a semiconductor substrate having a first side as a light-receiving side, and a second side opposite to the first side;

a plurality of photoelectric conversion regions in the semiconductor substrate;

a plurality of element isolation regions comprising a first element isolation region and a second element isolation region each provided between adjacent photoelectric conversion regions of the plurality of photoelectric conversion regions; and

a multilayer wiring layer disposed at the second side of the semiconductor substrate,

wherein the first element isolation region and the second element isolation region each comprise a p-type semiconductor layer,

wherein the first element isolation region comprises a first trench and the second element isolation region comprises a second trench, the first and second trenches each having an opening at the first side of the semiconductor substrate, and

wherein an insulating film is disposed continuously on the first side of the semiconductor substrate from an inside of the first trench to an inside of the second trench.

2. The imaging device according to claim 1 , wherein at least one of the first trench and the second trench comprise a void within the insulating film.

3. The imaging device according to claim 2 , wherein the insulating film comprises a silicon oxide film.

4. The imaging device according to claim 2 , wherein the insulating film comprises a hafnium dioxide film.

5. The imaging device according to claim 1 , wherein the insulating film comprises a silicon oxide film.

6. The imaging device according to claim 1 , wherein the insulating film comprises a hafnium dioxide film.

7. The imaging device according to claim 1 , wherein the insulating film comprises a silicon oxide film and a hafnium dioxide film.

8. The imaging device according to claim 1 , wherein the insulating film comprises layers of a silicon oxide film and a hafnium dioxide film.

9. The imaging device according to claim 1 , wherein the insulating film has a negative fixed charge.

10. The imaging device according to claim 1 , further comprising a plurality of light-shielding layers disposed at the first side of the semiconductor substrate.

11. The imaging device according to claim 10 , wherein the plurality of light-shielding layers are disposed corresponding to the plurality of element isolation regions.

12. The imaging device according to claim 11 , wherein the plurality of light-shielding layers are directly above the plurality of element isolation regions.

13. The imaging device according to claim 10 , further comprising a color filter disposed above the plurality of light-shielding layers.

14. The imaging device according to claim 13 , further comprising an on-chip lens disposed above the color filter.

15. A method for manufacturing an imaging device, comprising:

forming a plurality of photoelectric conversion regions in a semiconductor substrate having a first side as a light-receiving side, and a second side opposite to the first side;

forming a plurality of element isolation regions comprising a first element isolation region and a second element isolation region each provided between adjacent photoelectric conversion regions of the plurality of photoelectric conversion regions; and

forming a multilayer wiring layer at the second side of the semiconductor substrate,

wherein the first element isolation region and the second element isolation region each comprise a p-type semiconductor layer,

wherein the first element isolation region comprises a first trench and the second element isolation region comprises a second trench, the first and second trenches each having an opening at the first side of the semiconductor substrate, and

wherein an insulating film is disposed continuously on the first side of the semiconductor substrate from an inside of the first trench to an inside of the second trench.

16. The method according to claim 15 , wherein at least one of the first trench and the second trench comprise a void within the insulating film.

17. The method according to claim 16 , wherein the insulating film comprises a silicon oxide film and a hafnium dioxide film.

18. An electronic apparatus comprising:

an imaging device, comprising:

a semiconductor substrate having a first side as a light-receiving side, and a second side opposite to the first side;

a plurality of photoelectric conversion regions in the semiconductor substrate;

a plurality of element isolation regions comprising a first element isolation region and a second element isolation region each provided between adjacent photoelectric conversion regions of the plurality of photoelectric conversion regions; and

a multilayer wiring layer disposed at the second side of the semiconductor substrate,

wherein the first element isolation region and the second element isolation region each comprise a p-type semiconductor layer,

wherein the first element isolation region comprises a first trench and the second element isolation region comprises a second trench, the first and second trenches each having an opening at the first side of the semiconductor substrate, and

wherein an insulating film is disposed continuously on the first side of the semiconductor substrate from an inside of the first trench to an inside of the second trench.

19. The electronic apparatus according to claim 18 , wherein at least one of the first trench and the second trench comprise a void within the insulating film.

20. The electronic apparatus according to claim 19 , wherein the insulating film comprises a silicon oxide film and a hafnium dioxide film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 17, 2020
From: SHINOHARA, TAKEKAZU
To: SONY CORPORATION
Reel/Frame 052960/0224 →
Priority Claims (1)
JP 2010-179073 · Aug 9, 2010 · national
Continuity (3)
Continuation 14260118 · Apr 23, 2014
Continuation 13196127 · Aug 2, 2011
Related Publication 20160190200A1 · Jun 30, 2016