IP Library › Granted Patent US 9,679,813
Granted Patent B2
US 9,679,813 · App. 14/710,583 · Granted Jun 13, 2017

Semiconductor structure and process for forming plug including layer with pulled back sidewall part

Inventors: Pin-Hong Chen (Yunlin County, TW); Kuo-Chih Lai (Tainan, TW); Chia Chang Hsu (Kaohsiung, TW); Chun-Chieh Chiu (Keelung, TW); Li-Han Chen (Tainan, TW); Shu Min Huang (Tainan, TW); Min-Chuan Tsai (New Taipei, TW); Hsin-Fu Huang (Tainan, TW); Chi-Mao Hsu (Tainan, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L21/76895H01L21/76805H01L21/76846H01L21/76889H01L23/485H01L23/53238H01L23/53266
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,679,813
App. No.
14/710,583
Granted
Jun 13, 2017
Kind
B2
Abstract

A semiconductor process for forming a plug includes the following steps. A dielectric layer having a recess is formed on a substrate. A titanium layer is formed to conformally cover the recess. A first titanium nitride layer is formed to conformally cover the titanium layer, thereby the first titanium nitride layer having first sidewall parts. The first sidewall parts of the first titanium nitride layer are pulled back, thereby second sidewall parts being formed. A second titanium nitride layer is formed to cover the recess. Moreover, a semiconductor structure formed by said semiconductor process is also provided.

Claims (17)

1. A semiconductor structure for forming a plug,

comprising:

a metal gate disposed on a substrate;

a dielectric layer having a recess located on the substrate beside the metal gate;

a titanium layer conformally covering surfaces of the recess, thereby the titanium layer having sidewall parts;

a first titanium nitride layer conformally covering the titanium layer, wherein the first titanium nitride layer has second sidewall parts, and top surfaces of the second sidewall parts are lower than a top surface of the dielectric layer; and

a second titanium nitride layer conformally covering surfaces of the recess, the titanium layer and the first titanium nitride layer; and

a conductive material filling up the recess and on the second titanium nitride layer.

2. The semiconductor structure for forming a plug according to claim 1 , wherein the plug comprises a contact plug or a via plug.

3. The semiconductor structure for forming a plug according to claim 1 , further comprising:

a metal silicide disposed in the substrate at a bottom of the recess.

4. The s semiconductor structure for forming a plug according to claim 1 , wherein the second titanium nitride layer has a step cross-sectional profile in the recess.

5. The semiconductor structure for forming a plug according to claim 1 , wherein the second sidewall parts have heights 0.4-0.6 times a height of the recess.

6. The semiconductor structure for forming a plug according to claim 1 ,

wherein the conductive material has a T-shaped cross-sectional profile in the recess.

7. The semiconductor structure for forming a plug according to claim 1 , wherein the sidewall parts of the titanium layer has top surfaces trimmed with the top surfaces of the second sidewall parts.

8. The semiconductor structure for forming a plug according to claim 1 , wherein the second titanium nitride layer has a thickness less than one third a thickness of the first titanium nitride layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 12, 2015
From: CHEN, PIN-HONG; LAI, KUO-CHIH; HSU, CHIA CHANG; CHIU, CHUN-CHIEH; CHEN, LI-HAN; HUANG, SHU MIN; TSAI, MIN-CHUAN; HUANG, HSIN-FU; HSU, CHI-MAO
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 035622/0732 →
Continuity (1)
Related Publication 20160336270A1 · Nov 17, 2016