IP Library Granted Patent US 6,920,316
Granted Patent B2
US 6,920,316 · App. 09/946,010 · Granted Jul 19, 2005

High performance integrated circuit regulator with substrate transient suppression

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,920,316
App. No.
09/946,010
Granted
Jul 19, 2005
Kind
B2
Abstract

A regulation circuit, incorporated in a single integrated circuit with a first circuit load, which as an input coupled to a power supply which produces a source voltage, and a first output coupled to the first circuit load. The regulation circuit comprises an input capacitor for reducing the magnitude of a voltage change at the first output, and at least a first voltage regulator for producing a predetermined voltage at the first load.

Claims (82)

1. A regulation circuit having an input coupled to a power supply, said power supply for producing a source voltage, and a first output coupled to a first circuit load, said regulation circuit comprising:

an input capacitor, coupled to said input and ground, for reducing the magnitude of a voltage change at said first output; and

at least a first voltage regulator, coupled to said input capacitor, for producing a predetermined voltage at said first load;

whereby said regulation circuit and said first circuit load are incorporated in a single integrated circuit;

wherein said input capacitor is a thin oxide N-channel transistor.

2. The regulation circuit of claim 1 further comprising a first output capacitor coupled to said first output and ground.

3. The regulation circuit of claim 2 further comprising:

a second voltage regulator for producing a second predetermined voltage at a second load incorporated in said integrated circuit, wherein said second voltage regulator input is coupled to said input capacitor; and

a second output capacitor, coupled to a second output and ground, said second output being an output of said second voltage regulator.

4. The regulation circuit of claim 3 wherein said first load is a single switching circuit or multiple switching circuits.

5. The regulation circuit of claim 4 wherein said second load is a single switching circuit or multiple switching circuits.

6. The regulation circuit of claim 1 further comprising a protection device for protecting said input capacitor from damage during an electrostatic discharge event.

7. A regulation circuit having an input coupled to a power supply, said power supply for producing a source voltage, and a first output coupled to a first circuit load, said regulation circuit comprising;

an input capacitor, coupled to said input and ground, for reducing the magnitude of a voltage change at said first output; and

at least a first voltage regulator, coupled to said input capacitor, for producing a predetermined voltage at said first load;

whereby said regulation circuit and said first circuit load are incorporated in a single integrated circuit;

a protection device for protecting said input capacitor from damage during an electrostatic discharge event.

8. The regulation circuit of claim 7 , wherein said first load is a single switching circuit or multiple switching circuits.

9. The regulation circuit of claim 7 wherein said input capacitor is a thin oxide N-channel transistor.

10. A broadband tuner integrated on a single substrate, comprising:

an amplifier for receiving and amplifying a broadband radio frequency (RF) input signal;

a frequency synthesizer for generating a local oscillator frequency signal used for channel selection and frequency conversion, comprising a frequency divider for dividing the local oscillator frequency to output a divided frequency; and

a regulation circuit having an input coupled to a power supply, said power supply for producing a source voltage, and a first output coupled to said frequency synthesizer, said regulation circuit comprising:

an input capacitor, coupled to said input and ground, for reducing the magnitude of a voltage change at said first output; and

at least a first voltage regulator, coupled to said input capacitor, for producing a predetermined voltage at said first load;

wherein said regulation circuit further comprises a protection device for protecting said input capacitor from damage during an electrostatic discharge event.

11. The tuner of claim 10 further comprising a mixer for frequency translating said input signal to a predetermined intermediate frequency using said local oscillator frequency.

12. The tuner of claim 11 wherein said frequency synthesizer is implemented in a phase locked loop arrangement and further comprises:

a reference generator for generating a reference frequency signal;

a phase detector for measuring a phase difference between said divided frequency and said reference frequency and generating and error signal proportional to said phase difference;

a charge pump, responsive to said error signal, for generating a charge current;

a loop filter, responsive to said charge pump, for generating a reference voltage, wherein said reference voltage increases as said charge current decreases; and

a voltage controlled oscillator for generating said local oscillator frequency in response to said reference voltage.

13. The tuner of claim 12 wherein said amplifier is a low noise amplifier.

14. The tuner of claim 13 wherein said frequency divider, phase detector, reference generator, and charge pump are digital circuits.

15. The tuner of claim 14 wherein said frequency divider is implemented using a digital D-Flop configuration.

16. The tuner of claim 15 wherein said regulation circuit further comprises a first output capacitor coupled to said first output and ground.

17. The tuner of claim 16 wherein said first output is further coupled to said frequency divider, phase detector, and reference generator.

18. The tuner of claim 17 wherein said second output is coupled to said charge pump.

19. The tuner of claim 16 wherein said regulation circuit further comprises:

a second voltage regulator for producing a second predetermined voltage at a second output, wherein said second voltage regulator input is coupled to said input capacitor; and

a second output capacitor, coupled to a second output and ground, said second output being an output of said second voltage regulator.

20. The tuner of claim 10 wherein said input capacitor is a thin oxide N-channel transistor.

21. The tuner of claim 10 wherein said regulation circuit further comprises:

a plurality of voltage regulators for producing a second predetermined voltage at a second output, wherein said plurality of voltage regulators inputs are coupled to said input;

a plurality of output capacitors coupled to an output of each of said plurality of voltage regulators and ground, each output being coupled to said charge pump, frequency divider, phase detector, or reference generator.

22. A broadband tuner integrated on a single substrate, comprising:

an amplifier for receiving and amplifying a broadband radio frequency (RF) input signal;

a frequency synthesizer for generating a local oscillator frequency signal used for channel selection and frequency conversion, comprising a frequency divider for dividing the local oscillator frequency to output a divided frequency; and

a regulation circuit having an input coupled to a power supply, said power supply for producing a source voltage, and a first output coupled to said frequency synthesizer, said regulation circuit comprising;

an input capacitor, coupled to said input and ground, for reducing the magnitude of a voltage change at said first output; and

at least a first voltage regulator, coupled to said input capacitor, for producing a predetermined voltage at a first load;

wherein said input capacitor is a thin oxide N-channel transistor.

23. The tuner of claim 22 wherein said regulation circuit further comprises a protection device for protecting said input capacitor from damage during an electrostatic discharge event.

24. The tuner of claim 23 wherein said first output is further coupled to said frequency divider, phase detector, reference generator, and charge pump.

25. The tuner of claim 24 wherein said reference generator comprises:

a crystal oscillator for generating a signal at a low frequency; and

a reference divider for receiving said signal from said crystal oscillator and multiplying said signal to produce said reference frequency.

26. A regulation circuit in a broadband tuner, wherein the tuner is integrated on a single substrate, said tuner further including an amplifier for receiving and amplifying a broadband radio frequency (RF) input signal; and a frequency synthesizer for generating a local oscillator frequency signal used for channel selection and frequency conversion, comprising a frequency divider for varying the local oscillator frequency to output a divided frequency, said regulation circuit having an input coupled to a power supply, said power supply for producing a source voltage, and an output coupled to said frequency synthesizer, said regulation circuit comprising:

an input capacitor, coupled to said input and ground, for reducing the magnitude of a voltage change at said output; and

a voltage regulator, coupled to said input capacitor, for producing a predetermined voltage at said output;

a protection device for protecting said input capacitor from damage during an electrostatic discharge event.

27. The regulation circuit of claim 26 wherein said tuner further comprises a mixer for frequency translating said input signal to a predetermined intermediate frequency using said local oscillator frequency.

28. The regulation circuit of claim 27 wherein said frequency synthesizer is implemented in a phase locked loop arrangement and further comprises:

a reference generator for generating a reference frequency signal;

a phase detector for measuring the phase difference between said divided frequency and said reference frequency and generating and error signal proportional to said phase difference;

a charge pump, responsive to said error signal, for generating a charge current;

a loop filter, responsive to said charge pump, for generating a reference voltage, wherein said reference voltage increases as said charge current decreases; and

a voltage controlled oscillator for generating said local oscillator frequency in response to said reference voltage.

29. The regulation circuit of claim 28 wherein said amplifier is a low noise amplifier.

30. The regulation circuit of claim 29 wherein said frequency divider, phase detector, reference generator, and charge pump are digital circuits.

31. The regulation circuit of claim 30 wherein said frequency divider is implemented using a digital D-Flop configuration.

32. The regulation circuit of claim 31 wherein said reference generator comprises:

a crystal oscillator for generating a signal at a low frequency; and

a reference divider for receiving said signal from said crystal oscillator and multiplying said signal to produce said reference frequency.

33. The regulation circuit of claim 32 further comprising an output capacitor coupled to said output and ground.

34. A regulation circuit in a broadband tuner, wherein the tuner is integrated on a single substrate, said tuner further including an amplifier for receiving and amplifying a broadband radio frequency (RF) input signal; and a frequency synthesizer for generating a local oscillator frequency signal used for channel selection and frequency conversion, comprising a frequency divider for varying the local oscillator frequency to output a divided frequency, said regulation circuit having an input coupled to a power supply, said power supply for producing a source voltage, and an output coupled to said frequency synthesizer, said regulation circuit comprising;

an input capacitor, coupled to said input and ground, for reducing the magnitude of a voltage change at said output; and

a voltage regulator, coupled to said input capacitor, for producing a predetermined voltage at said output;

wherein said input capacitor is a thin oxide N-channel transistor.

35. The regulation circuit of claim 34 further comprising a protection device for protecting said input capacitor from damage during an electrostatic discharge event.

36. The regulation circuit of claim 35 wherein said voltage regulator output is further coupled to said frequency divider, charge pump, phase detector and said reference generator.

Assignments (20)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 038337/0027 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Feb 2, 2007
From: FREESCALE SEMICONDUCTOR, INC.; FREESCALE ACQUISITION CORPORATION; FREESCALE ACQUISITION HOLDINGS CORP.; FREESCALE HOLDINGS (BERMUDA) III, LTD.
To: CITIBANK, N.A. AS COLLATERAL AGENT
Reel/Frame 018855/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 15, 2005
From: MOTOROLA, INC.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 015735/0156 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2004
From: MOTOROLA, INC
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 015360/0718 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2001
From: CONNELL, LAWRENCE EDWIN; HOLLENBECK, NEAL W.; BUSHMAN, MICHAEL LEE; MCCARTHY, DANIEL PATRICK
To: MOTOROLA, INC.
Reel/Frame 012165/0189 →