IP Library Granted Patent US 7,994,619
Granted Patent B2
US 7,994,619 · App. 11/555,682 · Granted Aug 9, 2011

Bridge stack integrated circuit package system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,994,619
App. No.
11/555,682
Granted
Aug 9, 2011
Kind
B2
Abstract

An integrated circuit package system is provided including mounting a first device on a carrier, mounting a second device over the first device and the carrier in an offset face-to-face configuration, and connecting the first device and the second device at an overlap.

Claims (35)

1. A method of manufacturing an integrated circuit package system comprising:

mounting a first device on a carrier;

mounting a second device over the first device and the carrier in an offset face-to-face configuration; and

connecting the first device and the second device at an overlap includes coupling an entire length of a first internal interconnect, directly under the second device, between the first device and an external interconnect.

2. The method as claimed in claim 1 wherein connecting the first device and the second device at the overlap includes connecting a second internal interconnect between an interior of a first active side of the first device and the second device.

3. The method as claimed in claim 1 wherein coupling an external interconnect and the first device includes coupling a first external interconnect and a second external interconnect located on an opposite side of the carrier.

4. The method as claimed in claim 1 further comprising connecting the second device and the carrier.

5. The method as claimed in claim 1 further comprising:

applying a protective coating around the internal interconnect.

6. A method of manufacturing an integrated circuit package system comprising:

forming a carrier;

mounting a first device in a recess of the carrier;

mounting a second device over the first device and the carrier in an offset face-to-face configuration; and

connecting the first device and the second device at an overlap including coupling an entire length of a first internal interconnect, directly under the second device, between the first device and an external interconnect.

7. The method as claimed in claim 6 wherein forming the carrier includes forming a die-attach paddle.

8. The method as claimed in claim 6 wherein forming the carrier includes forming a laminate substrate.

9. The method as claimed in claim 6 further comprising encapsulating the first device, the second device, and a portion of the carrier.

10. The method as claimed in claim 6 wherein mounting the first device includes mounting an integrated circuit die.

11. An integrated circuit package system comprising:

a carrier;

a first device on the carrier; and

a second device over the first device and the carrier in an offset face-to-face configuration with the first device and the second device connected at an overlap includes an entire length of a first internal interconnect, directly under the second device, coupled between the first device and an external interconnect.

12. The system as claimed in claim 11 wherein the first device and the second device connected at the overlap has a second internal interconnect between an interior of a first active side of the first device and the second device.

13. The system as claimed in claim 11 wherein the first internal interconnect connected between an external interconnect and the first device includes the first device coupled, by bond wires, to a first external interconnect and a second external interconnect located on an opposite side of the carrier.

14. The system as claimed in claim 11 further comprising a second internal interconnect connected between the second device and the carrier includes a solder ball.

15. The system as claimed in claim 11 further comprising:

a protective coating around the first internal interconnect.

16. The system as claimed in claim 11 wherein:

the carrier has a recess; and

the first device is in the recess; and further comprising:

a second internal interconnect between the first device and the second device at the overlap.

17. The system as claimed in claim 16 wherein the carrier is a die-attach paddle.

18. The system as claimed in claim 16 wherein the carrier is a laminate substrate.

19. The system as claimed in claim 16 further comprising an encapsulation for a cover of the first device, the second device, and a portion of the carrier.

20. The system as claimed in claim 16 wherein the first device is an integrated circuit die.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0301. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064913/0352 →
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052907/0650 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0301 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2008
From: MATHEWS, DOUGLAS J.
To: STATS CHIPPAC LTD.
Reel/Frame 020457/0246 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2007
From: SHERIDAN, RICHARD P.; GONGORA, ERIC
To: STATS CHIPPAC LTD.
Reel/Frame 019525/0088 →