IP Library Granted Patent US 7,538,629
Granted Patent B2
US 7,538,629 · App. 11/798,933 · Granted May 26, 2009

Oscillator circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,538,629
App. No.
11/798,933
Granted
May 26, 2009
Kind
B2
Abstract

The invention provides an oscillator circuit that reduces the dependence of an oscillation frequency on a power supply voltage. A charging and discharging circuit is a circuit switchable between an initializing operation setting an initial voltage for discharge and a discharging operation, and outputs a clock when the discharge is completed. The clock is inputted to a set terminal of a RS flip-flop. A signal formed by delaying an output signal of the RS flip-flop by a delay circuit is inputted to a reset terminal of the RS flip-flop. The output signal of the RS flip-flop is inverted to a discharge enable signal by an inverter, and the discharge enable signal is inputted to a switching circuit of the charging and discharging circuit. With this structure, the charging and discharging circuit alternately repeats the initializing operation and the discharging operation, and by the initialization the discharging operation is always started from the power supply voltage.

Claims (20)

1. An oscillator circuit comprising:

a reference current circuit generating a reference current;

a charging and discharging circuit comprising a capacitor, a switching circuit switching the charging and discharging circuit from an initializing operation initializing a voltage of a terminal of the capacitor to a power supply voltage to a discharging operation allowing the reference current to flow from the capacitor and switching the charging and discharging circuit from the discharging operation to the initializing operation, and a detection circuit detecting the voltage of the terminal of the capacitor and outputting a clock based on the detection; and

a control circuit controlling the switching circuit so that the charging and discharging circuit starts the initializing operation in response to the clock and starts the discharging operation after the initializing operation,

wherein the control circuit comprises a delay circuit and a flip-flop, the clock being inputted to a first input terminal of the flip-flop, an output of the flip-flop being inputted to a second input terminal of the flip-flop through the delay circuit, and the output of the flip-flop being applied to the switching circuit.

2. The oscillator circuit of claim 1 , wherein the flip-flop comprises a RS flip-flop.

3. The oscillator circuit of claim 1 , further comprising a toggle flip-flop connected with an output of the flip-flop.

4. The oscillator circuit of claim 1 , wherein the reference current circuit comprises a resistor and a MOS transistor serially connected between a power supply terminal and a ground terminal, and a gate and a drain of the MOS transistor are connected.

5. The oscillator circuit of claim 4 , wherein a threshold of the detection circuit is set to equal to a voltage between a gate and a source of the MOS transistor.

6. The oscillator circuit of claim 1 , wherein the detection circuit comprises an inverter.

7. An oscillator circuit comprising:

a reference current circuit generating a reference current;

a charging and discharging circuit comprising a capacitor, a switching circuit switching the charging and discharging circuit from an initializing operation initializing a voltage of a terminal of the capacitor to a ground voltage to a charging operation allowing the reference current to flow to the capacitor and switching the charging and discharging circuit from the charging operation to the initializing operation, and a detection circuit detecting the voltage of the terminal of the capacitor and outputting a clock based on the detection; and

a control circuit controlling the switching circuit so that the charging and discharging circuit starts the initializing operation in response to the clock and starts the charging operation after the initializing operation,

wherein the control circuit comprises a delay circuit and a flip-flop, the clock being inputted to a first input terminal of the flip-flop, an output of the flip-flop being inputted to a second input terminal of the flip-flop through the delay circuit, and the output of the flip-flop being applied to the switching circuit.

8. The oscillator circuit of claim 7 , wherein the flip-flop comprises a RS flip-flop.

9. The oscillator circuit of claim 7 , further comprising a toggle flip-flop connected with an output of the flip-flop.

10. The oscillator circuit of claim 7 , wherein the reference current circuit comprises a resistor and a MOS transistor serially connected between a power supply terminal and a ground terminal, and a gate and a drain of the MOS transistor are connected.

11. The oscillator circuit of claim 10 , wherein a threshold of the detection circuit is set to equal to a voltage between a gate and a source of the MOS transistor.

12. The oscillator circuit of claim 7 , wherein the detection circuit comprises an inverter.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 6, 2007
From: NISHIYAMA, YOSHINOBU
To: SANYO ELECTRIC CO., LTD.
Reel/Frame 019653/0824 →